| /******************************************************************************* |
| * Copyright 2012-2018 Intel Corporation |
| * All Rights Reserved. |
| * |
| * If this software was obtained under the Intel Simplified Software License, |
| * the following terms apply: |
| * |
| * The source code, information and material ("Material") contained herein is |
| * owned by Intel Corporation or its suppliers or licensors, and title to such |
| * Material remains with Intel Corporation or its suppliers or licensors. The |
| * Material contains proprietary information of Intel or its suppliers and |
| * licensors. The Material is protected by worldwide copyright laws and treaty |
| * provisions. No part of the Material may be used, copied, reproduced, |
| * modified, published, uploaded, posted, transmitted, distributed or disclosed |
| * in any way without Intel's prior express written permission. No license under |
| * any patent, copyright or other intellectual property rights in the Material |
| * is granted to or conferred upon you, either expressly, by implication, |
| * inducement, estoppel or otherwise. Any license under such intellectual |
| * property rights must be express and approved by Intel in writing. |
| * |
| * Unless otherwise agreed by Intel in writing, you may not remove or alter this |
| * notice or any other notice embedded in Materials by Intel or Intel's |
| * suppliers or licensors in any way. |
| * |
| * |
| * If this software was obtained under the Apache License, Version 2.0 (the |
| * "License"), the following terms apply: |
| * |
| * You may not use this file except in compliance with the License. You may |
| * obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 |
| * |
| * |
| * Unless required by applicable law or agreed to in writing, software |
| * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT |
| * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. |
| * |
| * See the License for the specific language governing permissions and |
| * limitations under the License. |
| *******************************************************************************/ |
| |
| /* |
| // Purpose: |
| // Intel(R) Integrated Performance Primitives. |
| // BNU data type definition |
| // |
| // |
| // |
| */ |
| |
| #if !defined(_CP_BNU_IMPL_H) |
| #define _CP_BNU_IMPL_H |
| |
| #define BNU_CHUNK_64BIT (64) |
| #define BNU_CHUNK_32BIT (32) |
| |
| |
| /* |
| // define BNU chunk data type |
| */ |
| #if ((_IPP_ARCH == _IPP_ARCH_EM64T) || (_IPP_ARCH == _IPP_ARCH_LP64) || (_IPP_ARCH == _IPP_ARCH_LRB) || (_IPP_ARCH == _IPP_ARCH_LRB2)) |
| typedef Ipp64u BNU_CHUNK_T; |
| typedef Ipp64s BNS_CHUNK_T; |
| #define BNU_CHUNK_LOG2 (6) |
| #define BNU_CHUNK_BITS BNU_CHUNK_64BIT |
| |
| #else |
| typedef Ipp32u BNU_CHUNK_T; |
| typedef Ipp32s BNS_CHUNK_T; |
| #define BNU_CHUNK_LOG2 (5) |
| #define BNU_CHUNK_BITS BNU_CHUNK_32BIT |
| #endif |
| |
| #define BNU_CHUNK_MASK (~(BNU_CHUNK_T)(0)) |
| |
| #if (BNU_CHUNK_BITS == BNU_CHUNK_64BIT) |
| #pragma message ("BNU_CHUNK_BITS = 64 bit") |
| #elif (BNU_CHUNK_BITS == BNU_CHUNK_32BIT) |
| #pragma message ("BNU_CHUNK_BITS = 32 bit") |
| #else |
| #error BNU_CHUNK_BITS should be either 64 or 32 bit! |
| #endif |
| |
| |
| #ifdef _MSC_VER |
| // #pragma warning( disable : 4127 4711 4206) |
| # pragma warning( disable : 4127) |
| #endif |
| |
| /* user's API BNU chunk data type */ |
| typedef Ipp32u API_BNU_CHUNK_T; |
| |
| /* convert API_BNU_CHUNK_T (usual Ipp32u) length into the BNU_CHUNK_T length */ |
| #define INTERNAL_BNU_LENGTH(apiLen) \ |
| ((apiLen) + sizeof(BNU_CHUNK_T)/sizeof(API_BNU_CHUNK_T) -1)/(sizeof(BNU_CHUNK_T)/sizeof(API_BNU_CHUNK_T)) |
| |
| /* Low and High parts of BNU_CHUNK_T value */ |
| #define BNU_CHUNK_2H ((BNU_CHUNK_T)1 << (BNU_CHUNK_BITS/2)) |
| #define LO_CHUNK(c) ((BNU_CHUNK_T)(c) & (BNU_CHUNK_2H - 1)) |
| #define HI_CHUNK(c) ((BNU_CHUNK_T)(c) >> (BNU_CHUNK_BITS/2)) |
| |
| /* (carry,R) = A+B */ |
| #define ADD_AB(CARRY,R, A,B) \ |
| do { \ |
| BNU_CHUNK_T __s = (A) + (B); \ |
| (CARRY) = __s < (A); \ |
| (R) = __s; \ |
| } while(0) |
| |
| /* (carry,R) = A+B+C */ |
| #define ADD_ABC(CARRY,R, A,B,C) \ |
| do { \ |
| BNU_CHUNK_T __s = (A) + (B); \ |
| BNU_CHUNK_T __t1= __s < (A); \ |
| BNU_CHUNK_T __r = __s + (C); \ |
| BNU_CHUNK_T __t2 = __r < __s; \ |
| (CARRY) = __t1 + __t2; \ |
| (R) = __r; \ |
| } while(0) |
| |
| /* (borrow,R) = A-B */ |
| #define SUB_AB(BORROW,R, A,B) \ |
| do { \ |
| (BORROW) = (A)<(B); \ |
| (R) = (A)-(B); \ |
| } while(0) |
| |
| /* (borrow,R) = A-B-C */ |
| #define SUB_ABC(BORROW,R, A,B,C) \ |
| do { \ |
| BNU_CHUNK_T __s = (A) -( B); \ |
| BNU_CHUNK_T __t1= __s > (A); \ |
| BNU_CHUNK_T __r = __s - (C); \ |
| BNU_CHUNK_T __t2 = __r > __s; \ |
| (BORROW) = __t1 + __t2; \ |
| (R) = __r; \ |
| } while(0) |
| |
| /* (RH,RL) = A*B */ |
| #define MUL_AB(RH, RL, A, B) \ |
| do { \ |
| BNU_CHUNK_T __aL = LO_CHUNK((A)); \ |
| BNU_CHUNK_T __aH = HI_CHUNK((A)); \ |
| BNU_CHUNK_T __bL = LO_CHUNK((B)); \ |
| BNU_CHUNK_T __bH = HI_CHUNK((B)); \ |
| \ |
| BNU_CHUNK_T __x0 = (BNU_CHUNK_T) __aL * __bL; \ |
| BNU_CHUNK_T __x1 = (BNU_CHUNK_T) __aL * __bH; \ |
| BNU_CHUNK_T __x2 = (BNU_CHUNK_T) __aH * __bL; \ |
| BNU_CHUNK_T __x3 = (BNU_CHUNK_T) __aH * __bH; \ |
| \ |
| __x1 += HI_CHUNK(__x0); \ |
| __x1 += __x2; \ |
| if(__x1 < __x2) \ |
| __x3 += BNU_CHUNK_2H; \ |
| \ |
| (RH) = __x3 + HI_CHUNK(__x1); \ |
| (RL) = (__x1 << BNU_CHUNK_BITS/2) + LO_CHUNK(__x0); \ |
| } while (0) |
| |
| #endif /* _CP_BNU_IMPL_H */ |