| /* -*- mode: C; c-basic-offset: 3; -*- */ |
| |
| /*--------------------------------------------------------------------*/ |
| /*--- begin guest_arm64_toIR.c ---*/ |
| /*--------------------------------------------------------------------*/ |
| |
| /* |
| This file is part of Valgrind, a dynamic binary instrumentation |
| framework. |
| |
| Copyright (C) 2013-2013 OpenWorks |
| info@open-works.net |
| |
| This program is free software; you can redistribute it and/or |
| modify it under the terms of the GNU General Public License as |
| published by the Free Software Foundation; either version 2 of the |
| License, or (at your option) any later version. |
| |
| This program is distributed in the hope that it will be useful, but |
| WITHOUT ANY WARRANTY; without even the implied warranty of |
| MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU |
| General Public License for more details. |
| |
| You should have received a copy of the GNU General Public License |
| along with this program; if not, write to the Free Software |
| Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA |
| 02110-1301, USA. |
| |
| The GNU General Public License is contained in the file COPYING. |
| */ |
| |
| //ZZ /* XXXX thumb to check: |
| //ZZ that all cases where putIRegT writes r15, we generate a jump. |
| //ZZ |
| //ZZ All uses of newTemp assign to an IRTemp and not a UInt |
| //ZZ |
| //ZZ For all thumb loads and stores, including VFP ones, new-ITSTATE is |
| //ZZ backed out before the memory op, and restored afterwards. This |
| //ZZ needs to happen even after we go uncond. (and for sure it doesn't |
| //ZZ happen for VFP loads/stores right now). |
| //ZZ |
| //ZZ VFP on thumb: check that we exclude all r13/r15 cases that we |
| //ZZ should. |
| //ZZ |
| //ZZ XXXX thumb to do: improve the ITSTATE-zeroing optimisation by |
| //ZZ taking into account the number of insns guarded by an IT. |
| //ZZ |
| //ZZ remove the nasty hack, in the spechelper, of looking for Or32(..., |
| //ZZ 0xE0) in as the first arg to armg_calculate_condition, and instead |
| //ZZ use Slice44 as specified in comments in the spechelper. |
| //ZZ |
| //ZZ add specialisations for armg_calculate_flag_c and _v, as they |
| //ZZ are moderately often needed in Thumb code. |
| //ZZ |
| //ZZ Correctness: ITSTATE handling in Thumb SVCs is wrong. |
| //ZZ |
| //ZZ Correctness (obscure): in m_transtab, when invalidating code |
| //ZZ address ranges, invalidate up to 18 bytes after the end of the |
| //ZZ range. This is because the ITSTATE optimisation at the top of |
| //ZZ _THUMB_WRK below analyses up to 18 bytes before the start of any |
| //ZZ given instruction, and so might depend on the invalidated area. |
| //ZZ */ |
| //ZZ |
| //ZZ /* Limitations, etc |
| //ZZ |
| //ZZ - pretty dodgy exception semantics for {LD,ST}Mxx and {LD,ST}RD. |
| //ZZ These instructions are non-restartable in the case where the |
| //ZZ transfer(s) fault. |
| //ZZ |
| //ZZ - SWP: the restart jump back is Ijk_Boring; it should be |
| //ZZ Ijk_NoRedir but that's expensive. See comments on casLE() in |
| //ZZ guest_x86_toIR.c. |
| //ZZ */ |
| |
| /* "Special" instructions. |
| |
| This instruction decoder can decode four special instructions |
| which mean nothing natively (are no-ops as far as regs/mem are |
| concerned) but have meaning for supporting Valgrind. A special |
| instruction is flagged by a 16-byte preamble: |
| |
| 93CC0D8C 93CC358C 93CCCD8C 93CCF58C |
| (ror x12, x12, #3; ror x12, x12, #13 |
| ror x12, x12, #51; ror x12, x12, #61) |
| |
| Following that, one of the following 3 are allowed |
| (standard interpretation in parentheses): |
| |
| AA0A014A (orr x10,x10,x10) X3 = client_request ( X4 ) |
| AA0B016B (orr x11,x11,x11) X3 = guest_NRADDR |
| AA0C018C (orr x12,x12,x12) branch-and-link-to-noredir X8 |
| AA090129 (orr x9,x9,x9) IR injection |
| |
| Any other bytes following the 16-byte preamble are illegal and |
| constitute a failure in instruction decoding. This all assumes |
| that the preamble will never occur except in specific code |
| fragments designed for Valgrind to catch. |
| */ |
| |
| /* Translates ARM64 code to IR. */ |
| |
| #include "libvex_basictypes.h" |
| #include "libvex_ir.h" |
| #include "libvex.h" |
| #include "libvex_guest_arm64.h" |
| |
| #include "main_util.h" |
| #include "main_globals.h" |
| #include "guest_generic_bb_to_IR.h" |
| #include "guest_arm64_defs.h" |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Globals ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* These are set at the start of the translation of a instruction, so |
| that we don't have to pass them around endlessly. CONST means does |
| not change during translation of the instruction. |
| */ |
| |
| /* CONST: is the host bigendian? We need to know this in order to do |
| sub-register accesses to the SIMD/FP registers correctly. */ |
| static Bool host_is_bigendian; |
| |
| /* CONST: The guest address for the instruction currently being |
| translated. */ |
| static Addr64 guest_PC_curr_instr; |
| |
| /* MOD: The IRSB* into which we're generating code. */ |
| static IRSB* irsb; |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Debugging output ---*/ |
| /*------------------------------------------------------------*/ |
| |
| #define DIP(format, args...) \ |
| if (vex_traceflags & VEX_TRACE_FE) \ |
| vex_printf(format, ## args) |
| |
| #define DIS(buf, format, args...) \ |
| if (vex_traceflags & VEX_TRACE_FE) \ |
| vex_sprintf(buf, format, ## args) |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Helper bits and pieces for deconstructing the ---*/ |
| /*--- arm insn stream. ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* Do a little-endian load of a 32-bit word, regardless of the |
| endianness of the underlying host. */ |
| static inline UInt getUIntLittleEndianly ( UChar* p ) |
| { |
| UInt w = 0; |
| w = (w << 8) | p[3]; |
| w = (w << 8) | p[2]; |
| w = (w << 8) | p[1]; |
| w = (w << 8) | p[0]; |
| return w; |
| } |
| |
| /* Sign extend a N-bit value up to 64 bits, by copying |
| bit N-1 into all higher positions. */ |
| static ULong sx_to_64 ( ULong x, UInt n ) |
| { |
| vassert(n > 1 && n < 64); |
| Long r = (Long)x; |
| r = (r << (64-n)) >> (64-n); |
| return (ULong)r; |
| } |
| |
| //ZZ /* Do a little-endian load of a 16-bit word, regardless of the |
| //ZZ endianness of the underlying host. */ |
| //ZZ static inline UShort getUShortLittleEndianly ( UChar* p ) |
| //ZZ { |
| //ZZ UShort w = 0; |
| //ZZ w = (w << 8) | p[1]; |
| //ZZ w = (w << 8) | p[0]; |
| //ZZ return w; |
| //ZZ } |
| //ZZ |
| //ZZ static UInt ROR32 ( UInt x, UInt sh ) { |
| //ZZ vassert(sh >= 0 && sh < 32); |
| //ZZ if (sh == 0) |
| //ZZ return x; |
| //ZZ else |
| //ZZ return (x << (32-sh)) | (x >> sh); |
| //ZZ } |
| //ZZ |
| //ZZ static Int popcount32 ( UInt x ) |
| //ZZ { |
| //ZZ Int res = 0, i; |
| //ZZ for (i = 0; i < 32; i++) { |
| //ZZ res += (x & 1); |
| //ZZ x >>= 1; |
| //ZZ } |
| //ZZ return res; |
| //ZZ } |
| //ZZ |
| //ZZ static UInt setbit32 ( UInt x, Int ix, UInt b ) |
| //ZZ { |
| //ZZ UInt mask = 1 << ix; |
| //ZZ x &= ~mask; |
| //ZZ x |= ((b << ix) & mask); |
| //ZZ return x; |
| //ZZ } |
| |
| #define BITS2(_b1,_b0) \ |
| (((_b1) << 1) | (_b0)) |
| |
| #define BITS3(_b2,_b1,_b0) \ |
| (((_b2) << 2) | ((_b1) << 1) | (_b0)) |
| |
| #define BITS4(_b3,_b2,_b1,_b0) \ |
| (((_b3) << 3) | ((_b2) << 2) | ((_b1) << 1) | (_b0)) |
| |
| #define BITS8(_b7,_b6,_b5,_b4,_b3,_b2,_b1,_b0) \ |
| ((BITS4((_b7),(_b6),(_b5),(_b4)) << 4) \ |
| | BITS4((_b3),(_b2),(_b1),(_b0))) |
| |
| #define BITS5(_b4,_b3,_b2,_b1,_b0) \ |
| (BITS8(0,0,0,(_b4),(_b3),(_b2),(_b1),(_b0))) |
| #define BITS6(_b5,_b4,_b3,_b2,_b1,_b0) \ |
| (BITS8(0,0,(_b5),(_b4),(_b3),(_b2),(_b1),(_b0))) |
| #define BITS7(_b6,_b5,_b4,_b3,_b2,_b1,_b0) \ |
| (BITS8(0,(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0))) |
| |
| #define BITS9(_b8,_b7,_b6,_b5,_b4,_b3,_b2,_b1,_b0) \ |
| (((_b8) << 8) \ |
| | BITS8((_b7),(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0))) |
| |
| #define BITS10(_b9,_b8,_b7,_b6,_b5,_b4,_b3,_b2,_b1,_b0) \ |
| (((_b9) << 9) | ((_b8) << 8) \ |
| | BITS8((_b7),(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0))) |
| |
| #define BITS11(_b10,_b9,_b8,_b7,_b6,_b5,_b4,_b3,_b2,_b1,_b0) \ |
| (((_b10) << 10) \ |
| | BITS10(_b9,_b8,_b7,_b6,_b5,_b4,_b3,_b2,_b1,_b0)) |
| |
| // produces _uint[_bMax:_bMin] |
| #define SLICE_UInt(_uint,_bMax,_bMin) \ |
| (( ((UInt)(_uint)) >> (_bMin)) \ |
| & (UInt)((1ULL << ((_bMax) - (_bMin) + 1)) - 1ULL)) |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Helper bits and pieces for creating IR fragments. ---*/ |
| /*------------------------------------------------------------*/ |
| |
| static IRExpr* mkV128 ( UShort w ) |
| { |
| return IRExpr_Const(IRConst_V128(w)); |
| } |
| |
| static IRExpr* mkU64 ( ULong i ) |
| { |
| return IRExpr_Const(IRConst_U64(i)); |
| } |
| |
| static IRExpr* mkU32 ( UInt i ) |
| { |
| return IRExpr_Const(IRConst_U32(i)); |
| } |
| |
| static IRExpr* mkU8 ( UInt i ) |
| { |
| vassert(i < 256); |
| return IRExpr_Const(IRConst_U8( (UChar)i )); |
| } |
| |
| static IRExpr* mkexpr ( IRTemp tmp ) |
| { |
| return IRExpr_RdTmp(tmp); |
| } |
| |
| static IRExpr* unop ( IROp op, IRExpr* a ) |
| { |
| return IRExpr_Unop(op, a); |
| } |
| |
| static IRExpr* binop ( IROp op, IRExpr* a1, IRExpr* a2 ) |
| { |
| return IRExpr_Binop(op, a1, a2); |
| } |
| |
| static IRExpr* triop ( IROp op, IRExpr* a1, IRExpr* a2, IRExpr* a3 ) |
| { |
| return IRExpr_Triop(op, a1, a2, a3); |
| } |
| |
| static IRExpr* loadLE ( IRType ty, IRExpr* addr ) |
| { |
| return IRExpr_Load(Iend_LE, ty, addr); |
| } |
| |
| /* Add a statement to the list held by "irbb". */ |
| static void stmt ( IRStmt* st ) |
| { |
| addStmtToIRSB( irsb, st ); |
| } |
| |
| static void assign ( IRTemp dst, IRExpr* e ) |
| { |
| stmt( IRStmt_WrTmp(dst, e) ); |
| } |
| |
| static void storeLE ( IRExpr* addr, IRExpr* data ) |
| { |
| stmt( IRStmt_Store(Iend_LE, addr, data) ); |
| } |
| |
| //ZZ static void storeGuardedLE ( IRExpr* addr, IRExpr* data, IRTemp guardT ) |
| //ZZ { |
| //ZZ if (guardT == IRTemp_INVALID) { |
| //ZZ /* unconditional */ |
| //ZZ storeLE(addr, data); |
| //ZZ } else { |
| //ZZ stmt( IRStmt_StoreG(Iend_LE, addr, data, |
| //ZZ binop(Iop_CmpNE32, mkexpr(guardT), mkU32(0))) ); |
| //ZZ } |
| //ZZ } |
| //ZZ |
| //ZZ static void loadGuardedLE ( IRTemp dst, IRLoadGOp cvt, |
| //ZZ IRExpr* addr, IRExpr* alt, |
| //ZZ IRTemp guardT /* :: Ity_I32, 0 or 1 */ ) |
| //ZZ { |
| //ZZ if (guardT == IRTemp_INVALID) { |
| //ZZ /* unconditional */ |
| //ZZ IRExpr* loaded = NULL; |
| //ZZ switch (cvt) { |
| //ZZ case ILGop_Ident32: |
| //ZZ loaded = loadLE(Ity_I32, addr); break; |
| //ZZ case ILGop_8Uto32: |
| //ZZ loaded = unop(Iop_8Uto32, loadLE(Ity_I8, addr)); break; |
| //ZZ case ILGop_8Sto32: |
| //ZZ loaded = unop(Iop_8Sto32, loadLE(Ity_I8, addr)); break; |
| //ZZ case ILGop_16Uto32: |
| //ZZ loaded = unop(Iop_16Uto32, loadLE(Ity_I16, addr)); break; |
| //ZZ case ILGop_16Sto32: |
| //ZZ loaded = unop(Iop_16Sto32, loadLE(Ity_I16, addr)); break; |
| //ZZ default: |
| //ZZ vassert(0); |
| //ZZ } |
| //ZZ vassert(loaded != NULL); |
| //ZZ assign(dst, loaded); |
| //ZZ } else { |
| //ZZ /* Generate a guarded load into 'dst', but apply 'cvt' to the |
| //ZZ loaded data before putting the data in 'dst'. If the load |
| //ZZ does not take place, 'alt' is placed directly in 'dst'. */ |
| //ZZ stmt( IRStmt_LoadG(Iend_LE, cvt, dst, addr, alt, |
| //ZZ binop(Iop_CmpNE32, mkexpr(guardT), mkU32(0))) ); |
| //ZZ } |
| //ZZ } |
| |
| /* Generate a new temporary of the given type. */ |
| static IRTemp newTemp ( IRType ty ) |
| { |
| vassert(isPlausibleIRType(ty)); |
| return newIRTemp( irsb->tyenv, ty ); |
| } |
| |
| //ZZ /* Produces a value in 0 .. 3, which is encoded as per the type |
| //ZZ IRRoundingMode. */ |
| //ZZ static IRExpr* /* :: Ity_I32 */ get_FAKE_roundingmode ( void ) |
| //ZZ { |
| //ZZ return mkU32(Irrm_NEAREST); |
| //ZZ } |
| //ZZ |
| //ZZ /* Generate an expression for SRC rotated right by ROT. */ |
| //ZZ static IRExpr* genROR32( IRTemp src, Int rot ) |
| //ZZ { |
| //ZZ vassert(rot >= 0 && rot < 32); |
| //ZZ if (rot == 0) |
| //ZZ return mkexpr(src); |
| //ZZ return |
| //ZZ binop(Iop_Or32, |
| //ZZ binop(Iop_Shl32, mkexpr(src), mkU8(32 - rot)), |
| //ZZ binop(Iop_Shr32, mkexpr(src), mkU8(rot))); |
| //ZZ } |
| //ZZ |
| //ZZ static IRExpr* mkU128 ( ULong i ) |
| //ZZ { |
| //ZZ return binop(Iop_64HLtoV128, mkU64(i), mkU64(i)); |
| //ZZ } |
| //ZZ |
| //ZZ /* Generate a 4-aligned version of the given expression if |
| //ZZ the given condition is true. Else return it unchanged. */ |
| //ZZ static IRExpr* align4if ( IRExpr* e, Bool b ) |
| //ZZ { |
| //ZZ if (b) |
| //ZZ return binop(Iop_And32, e, mkU32(~3)); |
| //ZZ else |
| //ZZ return e; |
| //ZZ } |
| |
| /* Other IR construction helpers. */ |
| static IROp mkAND ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_And32; |
| case Ity_I64: return Iop_And64; |
| default: vpanic("mkAND"); |
| } |
| } |
| |
| static IROp mkOR ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_Or32; |
| case Ity_I64: return Iop_Or64; |
| default: vpanic("mkOR"); |
| } |
| } |
| |
| static IROp mkXOR ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_Xor32; |
| case Ity_I64: return Iop_Xor64; |
| default: vpanic("mkXOR"); |
| } |
| } |
| |
| static IROp mkSHL ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_Shl32; |
| case Ity_I64: return Iop_Shl64; |
| default: vpanic("mkSHL"); |
| } |
| } |
| |
| static IROp mkSHR ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_Shr32; |
| case Ity_I64: return Iop_Shr64; |
| default: vpanic("mkSHR"); |
| } |
| } |
| |
| static IROp mkSAR ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_Sar32; |
| case Ity_I64: return Iop_Sar64; |
| default: vpanic("mkSAR"); |
| } |
| } |
| |
| static IROp mkNOT ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_Not32; |
| case Ity_I64: return Iop_Not64; |
| default: vpanic("mkNOT"); |
| } |
| } |
| |
| static IROp mkADD ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_Add32; |
| case Ity_I64: return Iop_Add64; |
| default: vpanic("mkADD"); |
| } |
| } |
| |
| static IROp mkSUB ( IRType ty ) { |
| switch (ty) { |
| case Ity_I32: return Iop_Sub32; |
| case Ity_I64: return Iop_Sub64; |
| default: vpanic("mkSUB"); |
| } |
| } |
| |
| static IROp mkADDF ( IRType ty ) { |
| switch (ty) { |
| case Ity_F32: return Iop_AddF32; |
| case Ity_F64: return Iop_AddF64; |
| default: vpanic("mkADDF"); |
| } |
| } |
| |
| static IROp mkSUBF ( IRType ty ) { |
| switch (ty) { |
| case Ity_F32: return Iop_SubF32; |
| case Ity_F64: return Iop_SubF64; |
| default: vpanic("mkSUBF"); |
| } |
| } |
| |
| static IROp mkMULF ( IRType ty ) { |
| switch (ty) { |
| case Ity_F32: return Iop_MulF32; |
| case Ity_F64: return Iop_MulF64; |
| default: vpanic("mkMULF"); |
| } |
| } |
| |
| static IROp mkDIVF ( IRType ty ) { |
| switch (ty) { |
| case Ity_F32: return Iop_DivF32; |
| case Ity_F64: return Iop_DivF64; |
| default: vpanic("mkMULF"); |
| } |
| } |
| |
| static IROp mkNEGF ( IRType ty ) { |
| switch (ty) { |
| case Ity_F32: return Iop_NegF32; |
| case Ity_F64: return Iop_NegF64; |
| default: vpanic("mkNEGF"); |
| } |
| } |
| |
| static IROp mkABSF ( IRType ty ) { |
| switch (ty) { |
| case Ity_F32: return Iop_AbsF32; |
| case Ity_F64: return Iop_AbsF64; |
| default: vpanic("mkNEGF"); |
| } |
| } |
| |
| static IROp mkSQRTF ( IRType ty ) { |
| switch (ty) { |
| case Ity_F32: return Iop_SqrtF32; |
| case Ity_F64: return Iop_SqrtF64; |
| default: vpanic("mkNEGF"); |
| } |
| } |
| |
| static IRExpr* mkU ( IRType ty, ULong imm ) { |
| switch (ty) { |
| case Ity_I32: return mkU32((UInt)(imm & 0xFFFFFFFFULL)); |
| case Ity_I64: return mkU64(imm); |
| default: vpanic("mkU"); |
| } |
| } |
| |
| /* Generate IR to create 'arg rotated right by imm', for sane values |
| of 'ty' and 'imm'. */ |
| static IRTemp mathROR ( IRType ty, IRTemp arg, UInt imm ) |
| { |
| UInt w = 0; |
| if (ty == Ity_I64) { |
| w = 64; |
| } else { |
| vassert(ty == Ity_I32); |
| w = 32; |
| } |
| vassert(w != 0); |
| vassert(imm < w); |
| if (imm == 0) { |
| return arg; |
| } |
| IRTemp res = newTemp(ty); |
| assign(res, binop(mkOR(ty), |
| binop(mkSHL(ty), mkexpr(arg), mkU8(w - imm)), |
| binop(mkSHR(ty), mkexpr(arg), mkU8(imm)) )); |
| return res; |
| } |
| |
| /* Generate IR to set the returned temp to either all-zeroes or |
| all ones, as a copy of arg<imm>. */ |
| static IRTemp mathREPLICATE ( IRType ty, IRTemp arg, UInt imm ) |
| { |
| UInt w = 0; |
| if (ty == Ity_I64) { |
| w = 64; |
| } else { |
| vassert(ty == Ity_I32); |
| w = 32; |
| } |
| vassert(w != 0); |
| vassert(imm < w); |
| IRTemp res = newTemp(ty); |
| assign(res, binop(mkSAR(ty), |
| binop(mkSHL(ty), mkexpr(arg), mkU8(w - 1 - imm)), |
| mkU8(w - 1))); |
| return res; |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Helpers for accessing guest registers. ---*/ |
| /*------------------------------------------------------------*/ |
| |
| #define OFFB_X0 offsetof(VexGuestARM64State,guest_X0) |
| #define OFFB_X1 offsetof(VexGuestARM64State,guest_X1) |
| #define OFFB_X2 offsetof(VexGuestARM64State,guest_X2) |
| #define OFFB_X3 offsetof(VexGuestARM64State,guest_X3) |
| #define OFFB_X4 offsetof(VexGuestARM64State,guest_X4) |
| #define OFFB_X5 offsetof(VexGuestARM64State,guest_X5) |
| #define OFFB_X6 offsetof(VexGuestARM64State,guest_X6) |
| #define OFFB_X7 offsetof(VexGuestARM64State,guest_X7) |
| #define OFFB_X8 offsetof(VexGuestARM64State,guest_X8) |
| #define OFFB_X9 offsetof(VexGuestARM64State,guest_X9) |
| #define OFFB_X10 offsetof(VexGuestARM64State,guest_X10) |
| #define OFFB_X11 offsetof(VexGuestARM64State,guest_X11) |
| #define OFFB_X12 offsetof(VexGuestARM64State,guest_X12) |
| #define OFFB_X13 offsetof(VexGuestARM64State,guest_X13) |
| #define OFFB_X14 offsetof(VexGuestARM64State,guest_X14) |
| #define OFFB_X15 offsetof(VexGuestARM64State,guest_X15) |
| #define OFFB_X16 offsetof(VexGuestARM64State,guest_X16) |
| #define OFFB_X17 offsetof(VexGuestARM64State,guest_X17) |
| #define OFFB_X18 offsetof(VexGuestARM64State,guest_X18) |
| #define OFFB_X19 offsetof(VexGuestARM64State,guest_X19) |
| #define OFFB_X20 offsetof(VexGuestARM64State,guest_X20) |
| #define OFFB_X21 offsetof(VexGuestARM64State,guest_X21) |
| #define OFFB_X22 offsetof(VexGuestARM64State,guest_X22) |
| #define OFFB_X23 offsetof(VexGuestARM64State,guest_X23) |
| #define OFFB_X24 offsetof(VexGuestARM64State,guest_X24) |
| #define OFFB_X25 offsetof(VexGuestARM64State,guest_X25) |
| #define OFFB_X26 offsetof(VexGuestARM64State,guest_X26) |
| #define OFFB_X27 offsetof(VexGuestARM64State,guest_X27) |
| #define OFFB_X28 offsetof(VexGuestARM64State,guest_X28) |
| #define OFFB_X29 offsetof(VexGuestARM64State,guest_X29) |
| #define OFFB_X30 offsetof(VexGuestARM64State,guest_X30) |
| |
| #define OFFB_XSP offsetof(VexGuestARM64State,guest_XSP) |
| #define OFFB_PC offsetof(VexGuestARM64State,guest_PC) |
| |
| #define OFFB_CC_OP offsetof(VexGuestARM64State,guest_CC_OP) |
| #define OFFB_CC_DEP1 offsetof(VexGuestARM64State,guest_CC_DEP1) |
| #define OFFB_CC_DEP2 offsetof(VexGuestARM64State,guest_CC_DEP2) |
| #define OFFB_CC_NDEP offsetof(VexGuestARM64State,guest_CC_NDEP) |
| |
| #define OFFB_TPIDR_EL0 offsetof(VexGuestARM64State,guest_TPIDR_EL0) |
| #define OFFB_NRADDR offsetof(VexGuestARM64State,guest_NRADDR) |
| |
| #define OFFB_Q0 offsetof(VexGuestARM64State,guest_Q0) |
| #define OFFB_Q1 offsetof(VexGuestARM64State,guest_Q1) |
| #define OFFB_Q2 offsetof(VexGuestARM64State,guest_Q2) |
| #define OFFB_Q3 offsetof(VexGuestARM64State,guest_Q3) |
| #define OFFB_Q4 offsetof(VexGuestARM64State,guest_Q4) |
| #define OFFB_Q5 offsetof(VexGuestARM64State,guest_Q5) |
| #define OFFB_Q6 offsetof(VexGuestARM64State,guest_Q6) |
| #define OFFB_Q7 offsetof(VexGuestARM64State,guest_Q7) |
| #define OFFB_Q8 offsetof(VexGuestARM64State,guest_Q8) |
| #define OFFB_Q9 offsetof(VexGuestARM64State,guest_Q9) |
| #define OFFB_Q10 offsetof(VexGuestARM64State,guest_Q10) |
| #define OFFB_Q11 offsetof(VexGuestARM64State,guest_Q11) |
| #define OFFB_Q12 offsetof(VexGuestARM64State,guest_Q12) |
| #define OFFB_Q13 offsetof(VexGuestARM64State,guest_Q13) |
| #define OFFB_Q14 offsetof(VexGuestARM64State,guest_Q14) |
| #define OFFB_Q15 offsetof(VexGuestARM64State,guest_Q15) |
| #define OFFB_Q16 offsetof(VexGuestARM64State,guest_Q16) |
| #define OFFB_Q17 offsetof(VexGuestARM64State,guest_Q17) |
| #define OFFB_Q18 offsetof(VexGuestARM64State,guest_Q18) |
| #define OFFB_Q19 offsetof(VexGuestARM64State,guest_Q19) |
| #define OFFB_Q20 offsetof(VexGuestARM64State,guest_Q20) |
| #define OFFB_Q21 offsetof(VexGuestARM64State,guest_Q21) |
| #define OFFB_Q22 offsetof(VexGuestARM64State,guest_Q22) |
| #define OFFB_Q23 offsetof(VexGuestARM64State,guest_Q23) |
| #define OFFB_Q24 offsetof(VexGuestARM64State,guest_Q24) |
| #define OFFB_Q25 offsetof(VexGuestARM64State,guest_Q25) |
| #define OFFB_Q26 offsetof(VexGuestARM64State,guest_Q26) |
| #define OFFB_Q27 offsetof(VexGuestARM64State,guest_Q27) |
| #define OFFB_Q28 offsetof(VexGuestARM64State,guest_Q28) |
| #define OFFB_Q29 offsetof(VexGuestARM64State,guest_Q29) |
| #define OFFB_Q30 offsetof(VexGuestARM64State,guest_Q30) |
| #define OFFB_Q31 offsetof(VexGuestARM64State,guest_Q31) |
| |
| #define OFFB_FPCR offsetof(VexGuestARM64State,guest_FPCR) |
| #define OFFB_FPSR offsetof(VexGuestARM64State,guest_FPSR) |
| //ZZ #define OFFB_TPIDRURO offsetof(VexGuestARMState,guest_TPIDRURO) |
| //ZZ #define OFFB_ITSTATE offsetof(VexGuestARMState,guest_ITSTATE) |
| //ZZ #define OFFB_QFLAG32 offsetof(VexGuestARMState,guest_QFLAG32) |
| //ZZ #define OFFB_GEFLAG0 offsetof(VexGuestARMState,guest_GEFLAG0) |
| //ZZ #define OFFB_GEFLAG1 offsetof(VexGuestARMState,guest_GEFLAG1) |
| //ZZ #define OFFB_GEFLAG2 offsetof(VexGuestARMState,guest_GEFLAG2) |
| //ZZ #define OFFB_GEFLAG3 offsetof(VexGuestARMState,guest_GEFLAG3) |
| |
| #define OFFB_TISTART offsetof(VexGuestARM64State,guest_TISTART) |
| #define OFFB_TILEN offsetof(VexGuestARM64State,guest_TILEN) |
| |
| |
| /* ---------------- Integer registers ---------------- */ |
| |
| static Int offsetIReg64 ( UInt iregNo ) |
| { |
| /* Do we care about endianness here? We do if sub-parts of integer |
| registers are accessed. */ |
| switch (iregNo) { |
| case 0: return OFFB_X0; |
| case 1: return OFFB_X1; |
| case 2: return OFFB_X2; |
| case 3: return OFFB_X3; |
| case 4: return OFFB_X4; |
| case 5: return OFFB_X5; |
| case 6: return OFFB_X6; |
| case 7: return OFFB_X7; |
| case 8: return OFFB_X8; |
| case 9: return OFFB_X9; |
| case 10: return OFFB_X10; |
| case 11: return OFFB_X11; |
| case 12: return OFFB_X12; |
| case 13: return OFFB_X13; |
| case 14: return OFFB_X14; |
| case 15: return OFFB_X15; |
| case 16: return OFFB_X16; |
| case 17: return OFFB_X17; |
| case 18: return OFFB_X18; |
| case 19: return OFFB_X19; |
| case 20: return OFFB_X20; |
| case 21: return OFFB_X21; |
| case 22: return OFFB_X22; |
| case 23: return OFFB_X23; |
| case 24: return OFFB_X24; |
| case 25: return OFFB_X25; |
| case 26: return OFFB_X26; |
| case 27: return OFFB_X27; |
| case 28: return OFFB_X28; |
| case 29: return OFFB_X29; |
| case 30: return OFFB_X30; |
| /* but not 31 */ |
| default: vassert(0); |
| } |
| } |
| |
| static Int offsetIReg64orSP ( UInt iregNo ) |
| { |
| return iregNo == 31 ? OFFB_XSP : offsetIReg64(iregNo); |
| } |
| |
| static const HChar* nameIReg64orZR ( UInt iregNo ) |
| { |
| vassert(iregNo < 32); |
| static const HChar* names[32] |
| = { "x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7", |
| "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", |
| "x16", "x17", "x18", "x19", "x20", "x21", "x22", "x23", |
| "x24", "x25", "x26", "x27", "x28", "x29", "x30", "xzr" }; |
| return names[iregNo]; |
| } |
| |
| static const HChar* nameIReg64orSP ( UInt iregNo ) |
| { |
| if (iregNo == 31) { |
| return "sp"; |
| } |
| vassert(iregNo < 31); |
| return nameIReg64orZR(iregNo); |
| } |
| |
| static IRExpr* getIReg64orSP ( UInt iregNo ) |
| { |
| vassert(iregNo < 32); |
| return IRExpr_Get( offsetIReg64orSP(iregNo), Ity_I64 ); |
| } |
| |
| static IRExpr* getIReg64orZR ( UInt iregNo ) |
| { |
| if (iregNo == 31) { |
| return mkU64(0); |
| } |
| vassert(iregNo < 31); |
| return IRExpr_Get( offsetIReg64orSP(iregNo), Ity_I64 ); |
| } |
| |
| static void putIReg64orSP ( UInt iregNo, IRExpr* e ) |
| { |
| vassert(typeOfIRExpr(irsb->tyenv, e) == Ity_I64); |
| stmt( IRStmt_Put(offsetIReg64orSP(iregNo), e) ); |
| } |
| |
| static void putIReg64orZR ( UInt iregNo, IRExpr* e ) |
| { |
| vassert(typeOfIRExpr(irsb->tyenv, e) == Ity_I64); |
| if (iregNo == 31) { |
| return; |
| } |
| vassert(iregNo < 31); |
| stmt( IRStmt_Put(offsetIReg64orSP(iregNo), e) ); |
| } |
| |
| static const HChar* nameIReg32orZR ( UInt iregNo ) |
| { |
| vassert(iregNo < 32); |
| static const HChar* names[32] |
| = { "w0", "w1", "w2", "w3", "w4", "w5", "w6", "w7", |
| "w8", "w9", "w10", "w11", "w12", "w13", "w14", "w15", |
| "w16", "w17", "w18", "w19", "w20", "w21", "w22", "w23", |
| "w24", "w25", "w26", "w27", "w28", "w29", "w30", "wzr" }; |
| return names[iregNo]; |
| } |
| |
| static const HChar* nameIReg32orSP ( UInt iregNo ) |
| { |
| if (iregNo == 31) { |
| return "wsp"; |
| } |
| vassert(iregNo < 31); |
| return nameIReg32orZR(iregNo); |
| } |
| |
| static IRExpr* getIReg32orSP ( UInt iregNo ) |
| { |
| vassert(iregNo < 32); |
| return unop(Iop_64to32, |
| IRExpr_Get( offsetIReg64orSP(iregNo), Ity_I64 )); |
| } |
| |
| static IRExpr* getIReg32orZR ( UInt iregNo ) |
| { |
| if (iregNo == 31) { |
| return mkU32(0); |
| } |
| vassert(iregNo < 31); |
| return unop(Iop_64to32, |
| IRExpr_Get( offsetIReg64orSP(iregNo), Ity_I64 )); |
| } |
| |
| static void putIReg32orSP ( UInt iregNo, IRExpr* e ) |
| { |
| vassert(typeOfIRExpr(irsb->tyenv, e) == Ity_I32); |
| stmt( IRStmt_Put(offsetIReg64orSP(iregNo), unop(Iop_32Uto64, e)) ); |
| } |
| |
| static void putIReg32orZR ( UInt iregNo, IRExpr* e ) |
| { |
| vassert(typeOfIRExpr(irsb->tyenv, e) == Ity_I32); |
| if (iregNo == 31) { |
| return; |
| } |
| vassert(iregNo < 31); |
| stmt( IRStmt_Put(offsetIReg64orSP(iregNo), unop(Iop_32Uto64, e)) ); |
| } |
| |
| static const HChar* nameIRegOrSP ( Bool is64, UInt iregNo ) |
| { |
| vassert(is64 == True || is64 == False); |
| return is64 ? nameIReg64orSP(iregNo) : nameIReg32orSP(iregNo); |
| } |
| |
| static const HChar* nameIRegOrZR ( Bool is64, UInt iregNo ) |
| { |
| vassert(is64 == True || is64 == False); |
| return is64 ? nameIReg64orZR(iregNo) : nameIReg32orZR(iregNo); |
| } |
| |
| static IRExpr* getIRegOrZR ( Bool is64, UInt iregNo ) |
| { |
| vassert(is64 == True || is64 == False); |
| return is64 ? getIReg64orZR(iregNo) : getIReg32orZR(iregNo); |
| } |
| |
| static void putIRegOrZR ( Bool is64, UInt iregNo, IRExpr* e ) |
| { |
| vassert(is64 == True || is64 == False); |
| if (is64) putIReg64orZR(iregNo, e); else putIReg32orZR(iregNo, e); |
| } |
| |
| static void putPC ( IRExpr* e ) |
| { |
| vassert(typeOfIRExpr(irsb->tyenv, e) == Ity_I64); |
| stmt( IRStmt_Put(OFFB_PC, e) ); |
| } |
| |
| |
| /* ---------------- Vector (Q) registers ---------------- */ |
| |
| static Int offsetQReg128 ( UInt qregNo ) |
| { |
| /* We don't care about endianness at this point. It only becomes |
| relevant when dealing with sections of these registers.*/ |
| switch (qregNo) { |
| case 0: return OFFB_Q0; |
| case 1: return OFFB_Q1; |
| case 2: return OFFB_Q2; |
| case 3: return OFFB_Q3; |
| case 4: return OFFB_Q4; |
| case 5: return OFFB_Q5; |
| case 6: return OFFB_Q6; |
| case 7: return OFFB_Q7; |
| case 8: return OFFB_Q8; |
| case 9: return OFFB_Q9; |
| case 10: return OFFB_Q10; |
| case 11: return OFFB_Q11; |
| case 12: return OFFB_Q12; |
| case 13: return OFFB_Q13; |
| case 14: return OFFB_Q14; |
| case 15: return OFFB_Q15; |
| case 16: return OFFB_Q16; |
| case 17: return OFFB_Q17; |
| case 18: return OFFB_Q18; |
| case 19: return OFFB_Q19; |
| case 20: return OFFB_Q20; |
| case 21: return OFFB_Q21; |
| case 22: return OFFB_Q22; |
| case 23: return OFFB_Q23; |
| case 24: return OFFB_Q24; |
| case 25: return OFFB_Q25; |
| case 26: return OFFB_Q26; |
| case 27: return OFFB_Q27; |
| case 28: return OFFB_Q28; |
| case 29: return OFFB_Q29; |
| case 30: return OFFB_Q30; |
| case 31: return OFFB_Q31; |
| default: vassert(0); |
| } |
| } |
| |
| |
| /* Write to a complete Qreg. */ |
| static void putQReg128 ( UInt qregNo, IRExpr* e ) |
| { |
| vassert(qregNo < 32); |
| vassert(typeOfIRExpr(irsb->tyenv, e) == Ity_V128); |
| stmt( IRStmt_Put(offsetQReg128(qregNo), e) ); |
| } |
| |
| /* Read a complete Qreg. */ |
| static IRExpr* getQReg128 ( UInt qregNo ) |
| { |
| vassert(qregNo < 32); |
| return IRExpr_Get(offsetQReg128(qregNo), Ity_V128); |
| } |
| |
| /* Produce the IR type for some sub-part of a vector. For 32- and 64- |
| bit sub-parts we can choose either integer or float types, and |
| choose float on the basis that that is the common use case and so |
| will give least interference with Put-to-Get forwarding later |
| on. */ |
| static IRType preferredVectorSubTypeFromSize ( UInt szB ) |
| { |
| switch (szB) { |
| case 1: return Ity_I8; |
| case 2: return Ity_I16; |
| case 4: return Ity_I32; //Ity_F32; |
| case 8: return Ity_F64; |
| case 16: return Ity_V128; |
| default: vassert(0); |
| } |
| } |
| |
| /* Find the offset of the szB'th least significant bytes of the given |
| Qreg. This requires knowing the endianness of the host. */ |
| static Int offsetQReg ( UInt szB, UInt qregNo ) |
| { |
| vassert(!host_is_bigendian); |
| Int base = offsetQReg128(qregNo); |
| /* Since we're dealing with a little-endian host, all of the |
| sub-parts will have the same offset as the base register. But |
| we still need to check that szB is valid. */ |
| switch (szB) { |
| case 1: case 2: case 4: case 8: case 16: break; |
| default: vassert(0); |
| } |
| return base; |
| } |
| |
| static void putQReg ( UInt qregNo, IRExpr* e ) |
| { |
| IRType ty = typeOfIRExpr(irsb->tyenv, e); |
| Int off = offsetQReg(sizeofIRType(ty), qregNo); |
| switch (ty) { |
| case Ity_I8: break; |
| case Ity_I16: break; |
| case Ity_I32: break; |
| case Ity_F32: break; |
| case Ity_I64: break; |
| case Ity_F64: break; |
| case Ity_V128: break; |
| default: vassert(0); // Other cases are ATC |
| } |
| stmt(IRStmt_Put(off, e)); |
| } |
| |
| static IRExpr* getQReg ( IRType ty, UInt qregNo ) |
| { |
| Int off = offsetQReg(sizeofIRType(ty), qregNo); |
| switch (ty) { |
| case Ity_I32: break; |
| case Ity_F32: break; |
| case Ity_I64: break; |
| case Ity_F64: break; |
| case Ity_V128: break; |
| default: vassert(0); // Other cases are ATC |
| } |
| return IRExpr_Get(off, ty); |
| } |
| |
| static const HChar* nameQReg ( UInt szB, UInt qregNo ) |
| { |
| static const HChar* namesQ[32] |
| = { "q0", "q1", "q2", "q3", "q4", "q5", "q6", "q7", |
| "q8", "q9", "q10", "q11", "q12", "q13", "q14", "q15", |
| "q16", "q17", "q18", "q19", "q20", "q21", "q22", "q23", |
| "q24", "q25", "q26", "q27", "q28", "q29", "q30", "q31" }; |
| static const HChar* namesD[32] |
| = { "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", |
| "d8", "d9", "d10", "d11", "d12", "d13", "d14", "d15", |
| "d16", "d17", "d18", "d19", "d20", "d21", "d22", "d23", |
| "d24", "d25", "d26", "d27", "d28", "d29", "d30", "d31" }; |
| static const HChar* namesS[32] |
| = { "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7", |
| "s8", "s9", "s10", "s11", "s12", "s13", "s14", "s15", |
| "s16", "s17", "s18", "s19", "s20", "s21", "s22", "s23", |
| "s24", "s25", "s26", "s27", "s28", "s29", "s30", "s31" }; |
| static const HChar* namesH[32] |
| = { "h0", "h1", "h2", "h3", "h4", "h5", "h6", "h7", |
| "h8", "h9", "h10", "h11", "h12", "h13", "h14", "h15", |
| "h16", "h17", "h18", "h19", "h20", "h21", "h22", "h23", |
| "h24", "h25", "h26", "h27", "h28", "h29", "h30", "h31" }; |
| static const HChar* namesB[32] |
| = { "b0", "b1", "b2", "b3", "b4", "b5", "b6", "b7", |
| "b8", "b9", "b10", "b11", "b12", "b13", "b14", "b15", |
| "b16", "b17", "b18", "b19", "b20", "b21", "b22", "b23", |
| "b24", "b25", "b26", "b27", "b28", "b29", "b30", "b31" }; |
| vassert(qregNo < 32); |
| switch (szB) { |
| case 1: return namesB[qregNo]; |
| case 2: return namesH[qregNo]; |
| case 4: return namesS[qregNo]; |
| case 8: return namesD[qregNo]; |
| case 16: return namesQ[qregNo]; |
| default: vassert(0); |
| } |
| /*NOTREACHED*/ |
| } |
| |
| /* Find the offset of the most significant half (8 bytes) of the given |
| Qreg. This requires knowing the endianness of the host. */ |
| static Int offsetQReg64HI ( UInt qregNo ) |
| { |
| vassert(!host_is_bigendian); |
| Int base = offsetQReg128(qregNo); |
| /* Since the host is little endian, the least significant half is |
| at the lower offset. So add 8 to get the MS half offset. */ |
| return base+8; |
| } |
| |
| static IRExpr* getQReg64HI ( UInt qregNo ) |
| { |
| return IRExpr_Get(offsetQReg64HI(qregNo), Ity_I64); |
| } |
| |
| static void putQReg64HI ( UInt qregNo, IRExpr* e ) |
| { |
| IRType ty = typeOfIRExpr(irsb->tyenv, e); |
| Int off = offsetQReg64HI(qregNo); |
| switch (ty) { |
| case Ity_I64: break; |
| case Ity_F64: break; |
| default: vassert(0); // Other cases are plain wrong |
| } |
| stmt(IRStmt_Put(off, e)); |
| } |
| |
| //ZZ /* ---------------- Misc registers ---------------- */ |
| //ZZ |
| //ZZ static void putMiscReg32 ( UInt gsoffset, |
| //ZZ IRExpr* e, /* :: Ity_I32 */ |
| //ZZ IRTemp guardT /* :: Ity_I32, 0 or 1 */) |
| //ZZ { |
| //ZZ switch (gsoffset) { |
| //ZZ case OFFB_FPSCR: break; |
| //ZZ case OFFB_QFLAG32: break; |
| //ZZ case OFFB_GEFLAG0: break; |
| //ZZ case OFFB_GEFLAG1: break; |
| //ZZ case OFFB_GEFLAG2: break; |
| //ZZ case OFFB_GEFLAG3: break; |
| //ZZ default: vassert(0); /* awaiting more cases */ |
| //ZZ } |
| //ZZ vassert(typeOfIRExpr(irsb->tyenv, e) == Ity_I32); |
| //ZZ |
| //ZZ if (guardT == IRTemp_INVALID) { |
| //ZZ /* unconditional write */ |
| //ZZ stmt(IRStmt_Put(gsoffset, e)); |
| //ZZ } else { |
| //ZZ stmt(IRStmt_Put( |
| //ZZ gsoffset, |
| //ZZ IRExpr_ITE( binop(Iop_CmpNE32, mkexpr(guardT), mkU32(0)), |
| //ZZ e, IRExpr_Get(gsoffset, Ity_I32) ) |
| //ZZ )); |
| //ZZ } |
| //ZZ } |
| //ZZ |
| //ZZ static IRTemp get_ITSTATE ( void ) |
| //ZZ { |
| //ZZ ASSERT_IS_THUMB; |
| //ZZ IRTemp t = newTemp(Ity_I32); |
| //ZZ assign(t, IRExpr_Get( OFFB_ITSTATE, Ity_I32)); |
| //ZZ return t; |
| //ZZ } |
| //ZZ |
| //ZZ static void put_ITSTATE ( IRTemp t ) |
| //ZZ { |
| //ZZ ASSERT_IS_THUMB; |
| //ZZ stmt( IRStmt_Put( OFFB_ITSTATE, mkexpr(t)) ); |
| //ZZ } |
| //ZZ |
| //ZZ static IRTemp get_QFLAG32 ( void ) |
| //ZZ { |
| //ZZ IRTemp t = newTemp(Ity_I32); |
| //ZZ assign(t, IRExpr_Get( OFFB_QFLAG32, Ity_I32)); |
| //ZZ return t; |
| //ZZ } |
| //ZZ |
| //ZZ static void put_QFLAG32 ( IRTemp t, IRTemp condT ) |
| //ZZ { |
| //ZZ putMiscReg32( OFFB_QFLAG32, mkexpr(t), condT ); |
| //ZZ } |
| //ZZ |
| //ZZ /* Stickily set the 'Q' flag (APSR bit 27) of the APSR (Application Program |
| //ZZ Status Register) to indicate that overflow or saturation occurred. |
| //ZZ Nb: t must be zero to denote no saturation, and any nonzero |
| //ZZ value to indicate saturation. */ |
| //ZZ static void or_into_QFLAG32 ( IRExpr* e, IRTemp condT ) |
| //ZZ { |
| //ZZ IRTemp old = get_QFLAG32(); |
| //ZZ IRTemp nyu = newTemp(Ity_I32); |
| //ZZ assign(nyu, binop(Iop_Or32, mkexpr(old), e) ); |
| //ZZ put_QFLAG32(nyu, condT); |
| //ZZ } |
| |
| |
| /* ---------------- FPCR stuff ---------------- */ |
| |
| /* Generate IR to get hold of the rounding mode bits in FPCR, and |
| convert them to IR format. Bind the final result to the |
| returned temp. */ |
| static IRTemp /* :: Ity_I32 */ mk_get_IR_rounding_mode ( void ) |
| { |
| /* The ARMvfp encoding for rounding mode bits is: |
| 00 to nearest |
| 01 to +infinity |
| 10 to -infinity |
| 11 to zero |
| We need to convert that to the IR encoding: |
| 00 to nearest (the default) |
| 10 to +infinity |
| 01 to -infinity |
| 11 to zero |
| Which can be done by swapping bits 0 and 1. |
| The rmode bits are at 23:22 in FPSCR. |
| */ |
| IRTemp armEncd = newTemp(Ity_I32); |
| IRTemp swapped = newTemp(Ity_I32); |
| /* Fish FPCR[23:22] out, and slide to bottom. Doesn't matter that |
| we don't zero out bits 24 and above, since the assignment to |
| 'swapped' will mask them out anyway. */ |
| assign(armEncd, |
| binop(Iop_Shr32, IRExpr_Get(OFFB_FPCR, Ity_I32), mkU8(22))); |
| /* Now swap them. */ |
| assign(swapped, |
| binop(Iop_Or32, |
| binop(Iop_And32, |
| binop(Iop_Shl32, mkexpr(armEncd), mkU8(1)), |
| mkU32(2)), |
| binop(Iop_And32, |
| binop(Iop_Shr32, mkexpr(armEncd), mkU8(1)), |
| mkU32(1)) |
| )); |
| return swapped; |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Helpers for flag handling and conditional insns ---*/ |
| /*------------------------------------------------------------*/ |
| |
| static const HChar* nameARM64Condcode ( ARM64Condcode cond ) |
| { |
| switch (cond) { |
| case ARM64CondEQ: return "eq"; |
| case ARM64CondNE: return "ne"; |
| case ARM64CondCS: return "cs"; // or 'hs' |
| case ARM64CondCC: return "cc"; // or 'lo' |
| case ARM64CondMI: return "mi"; |
| case ARM64CondPL: return "pl"; |
| case ARM64CondVS: return "vs"; |
| case ARM64CondVC: return "vc"; |
| case ARM64CondHI: return "hi"; |
| case ARM64CondLS: return "ls"; |
| case ARM64CondGE: return "ge"; |
| case ARM64CondLT: return "lt"; |
| case ARM64CondGT: return "gt"; |
| case ARM64CondLE: return "le"; |
| case ARM64CondAL: return "al"; |
| case ARM64CondNV: return "nv"; |
| default: vpanic("name_ARM64Condcode"); |
| } |
| } |
| |
| /* and a handy shorthand for it */ |
| static const HChar* nameCC ( ARM64Condcode cond ) { |
| return nameARM64Condcode(cond); |
| } |
| |
| |
| /* Build IR to calculate some particular condition from stored |
| CC_OP/CC_DEP1/CC_DEP2/CC_NDEP. Returns an expression of type |
| Ity_I64, suitable for narrowing. Although the return type is |
| Ity_I64, the returned value is either 0 or 1. 'cond' must be |
| :: Ity_I64 and must denote the condition to compute in |
| bits 7:4, and be zero everywhere else. |
| */ |
| static IRExpr* mk_arm64g_calculate_condition_dyn ( IRExpr* cond ) |
| { |
| vassert(typeOfIRExpr(irsb->tyenv, cond) == Ity_I64); |
| /* And 'cond' had better produce a value in which only bits 7:4 are |
| nonzero. However, obviously we can't assert for that. */ |
| |
| /* So what we're constructing for the first argument is |
| "(cond << 4) | stored-operation". |
| However, as per comments above, 'cond' must be supplied |
| pre-shifted to this function. |
| |
| This pairing scheme requires that the ARM64_CC_OP_ values all fit |
| in 4 bits. Hence we are passing a (COND, OP) pair in the lowest |
| 8 bits of the first argument. */ |
| IRExpr** args |
| = mkIRExprVec_4( |
| binop(Iop_Or64, IRExpr_Get(OFFB_CC_OP, Ity_I64), cond), |
| IRExpr_Get(OFFB_CC_DEP1, Ity_I64), |
| IRExpr_Get(OFFB_CC_DEP2, Ity_I64), |
| IRExpr_Get(OFFB_CC_NDEP, Ity_I64) |
| ); |
| IRExpr* call |
| = mkIRExprCCall( |
| Ity_I64, |
| 0/*regparm*/, |
| "arm64g_calculate_condition", &arm64g_calculate_condition, |
| args |
| ); |
| |
| /* Exclude the requested condition, OP and NDEP from definedness |
| checking. We're only interested in DEP1 and DEP2. */ |
| call->Iex.CCall.cee->mcx_mask = (1<<0) | (1<<3); |
| return call; |
| } |
| |
| |
| /* Build IR to calculate some particular condition from stored |
| CC_OP/CC_DEP1/CC_DEP2/CC_NDEP. Returns an expression of type |
| Ity_I64, suitable for narrowing. Although the return type is |
| Ity_I64, the returned value is either 0 or 1. |
| */ |
| static IRExpr* mk_arm64g_calculate_condition ( ARM64Condcode cond ) |
| { |
| /* First arg is "(cond << 4) | condition". This requires that the |
| ARM64_CC_OP_ values all fit in 4 bits. Hence we are passing a |
| (COND, OP) pair in the lowest 8 bits of the first argument. */ |
| vassert(cond >= 0 && cond <= 15); |
| return mk_arm64g_calculate_condition_dyn( mkU64(cond << 4) ); |
| } |
| |
| |
| //ZZ /* Build IR to calculate just the carry flag from stored |
| //ZZ CC_OP/CC_DEP1/CC_DEP2/CC_NDEP. Returns an expression :: |
| //ZZ Ity_I32. */ |
| //ZZ static IRExpr* mk_armg_calculate_flag_c ( void ) |
| //ZZ { |
| //ZZ IRExpr** args |
| //ZZ = mkIRExprVec_4( IRExpr_Get(OFFB_CC_OP, Ity_I32), |
| //ZZ IRExpr_Get(OFFB_CC_DEP1, Ity_I32), |
| //ZZ IRExpr_Get(OFFB_CC_DEP2, Ity_I32), |
| //ZZ IRExpr_Get(OFFB_CC_NDEP, Ity_I32) ); |
| //ZZ IRExpr* call |
| //ZZ = mkIRExprCCall( |
| //ZZ Ity_I32, |
| //ZZ 0/*regparm*/, |
| //ZZ "armg_calculate_flag_c", &armg_calculate_flag_c, |
| //ZZ args |
| //ZZ ); |
| //ZZ /* Exclude OP and NDEP from definedness checking. We're only |
| //ZZ interested in DEP1 and DEP2. */ |
| //ZZ call->Iex.CCall.cee->mcx_mask = (1<<0) | (1<<3); |
| //ZZ return call; |
| //ZZ } |
| //ZZ |
| //ZZ |
| //ZZ /* Build IR to calculate just the overflow flag from stored |
| //ZZ CC_OP/CC_DEP1/CC_DEP2/CC_NDEP. Returns an expression :: |
| //ZZ Ity_I32. */ |
| //ZZ static IRExpr* mk_armg_calculate_flag_v ( void ) |
| //ZZ { |
| //ZZ IRExpr** args |
| //ZZ = mkIRExprVec_4( IRExpr_Get(OFFB_CC_OP, Ity_I32), |
| //ZZ IRExpr_Get(OFFB_CC_DEP1, Ity_I32), |
| //ZZ IRExpr_Get(OFFB_CC_DEP2, Ity_I32), |
| //ZZ IRExpr_Get(OFFB_CC_NDEP, Ity_I32) ); |
| //ZZ IRExpr* call |
| //ZZ = mkIRExprCCall( |
| //ZZ Ity_I32, |
| //ZZ 0/*regparm*/, |
| //ZZ "armg_calculate_flag_v", &armg_calculate_flag_v, |
| //ZZ args |
| //ZZ ); |
| //ZZ /* Exclude OP and NDEP from definedness checking. We're only |
| //ZZ interested in DEP1 and DEP2. */ |
| //ZZ call->Iex.CCall.cee->mcx_mask = (1<<0) | (1<<3); |
| //ZZ return call; |
| //ZZ } |
| |
| |
| /* Build IR to calculate N Z C V in bits 31:28 of the |
| returned word. */ |
| static IRExpr* mk_arm64g_calculate_flags_nzcv ( void ) |
| { |
| IRExpr** args |
| = mkIRExprVec_4( IRExpr_Get(OFFB_CC_OP, Ity_I64), |
| IRExpr_Get(OFFB_CC_DEP1, Ity_I64), |
| IRExpr_Get(OFFB_CC_DEP2, Ity_I64), |
| IRExpr_Get(OFFB_CC_NDEP, Ity_I64) ); |
| IRExpr* call |
| = mkIRExprCCall( |
| Ity_I64, |
| 0/*regparm*/, |
| "arm64g_calculate_flags_nzcv", &arm64g_calculate_flags_nzcv, |
| args |
| ); |
| /* Exclude OP and NDEP from definedness checking. We're only |
| interested in DEP1 and DEP2. */ |
| call->Iex.CCall.cee->mcx_mask = (1<<0) | (1<<3); |
| return call; |
| } |
| |
| |
| /* Build IR to set the flags thunk, in the most general case. */ |
| static |
| void setFlags_D1_D2_ND ( UInt cc_op, |
| IRTemp t_dep1, IRTemp t_dep2, IRTemp t_ndep ) |
| { |
| vassert(typeOfIRTemp(irsb->tyenv, t_dep1 == Ity_I64)); |
| vassert(typeOfIRTemp(irsb->tyenv, t_dep2 == Ity_I64)); |
| vassert(typeOfIRTemp(irsb->tyenv, t_ndep == Ity_I64)); |
| vassert(cc_op >= ARM64G_CC_OP_COPY && cc_op < ARM64G_CC_OP_NUMBER); |
| stmt( IRStmt_Put( OFFB_CC_OP, mkU64(cc_op) )); |
| stmt( IRStmt_Put( OFFB_CC_DEP1, mkexpr(t_dep1) )); |
| stmt( IRStmt_Put( OFFB_CC_DEP2, mkexpr(t_dep2) )); |
| stmt( IRStmt_Put( OFFB_CC_NDEP, mkexpr(t_ndep) )); |
| } |
| |
| /* Build IR to set the flags thunk after ADD or SUB. */ |
| static |
| void setFlags_ADD_SUB ( Bool is64, Bool isSUB, IRTemp argL, IRTemp argR ) |
| { |
| IRTemp argL64 = IRTemp_INVALID; |
| IRTemp argR64 = IRTemp_INVALID; |
| IRTemp z64 = newTemp(Ity_I64); |
| if (is64) { |
| argL64 = argL; |
| argR64 = argR; |
| } else { |
| argL64 = newTemp(Ity_I64); |
| argR64 = newTemp(Ity_I64); |
| assign(argL64, unop(Iop_32Uto64, mkexpr(argL))); |
| assign(argR64, unop(Iop_32Uto64, mkexpr(argR))); |
| } |
| assign(z64, mkU64(0)); |
| UInt cc_op = ARM64G_CC_OP_NUMBER; |
| /**/ if ( isSUB && is64) { cc_op = ARM64G_CC_OP_SUB64; } |
| else if ( isSUB && !is64) { cc_op = ARM64G_CC_OP_SUB32; } |
| else if (!isSUB && is64) { cc_op = ARM64G_CC_OP_ADD64; } |
| else if (!isSUB && !is64) { cc_op = ARM64G_CC_OP_ADD32; } |
| else { vassert(0); } |
| setFlags_D1_D2_ND(cc_op, argL64, argR64, z64); |
| } |
| |
| /* Build IR to set the flags thunk after ADD or SUB, if the given |
| condition evaluates to True at run time. If not, the flags are set |
| to the specified NZCV value. */ |
| static |
| void setFlags_ADD_SUB_conditionally ( |
| Bool is64, Bool isSUB, |
| IRTemp cond, IRTemp argL, IRTemp argR, UInt nzcv |
| ) |
| { |
| /* Generate IR as follows: |
| CC_OP = ITE(cond, OP_{ADD,SUB}{32,64}, OP_COPY) |
| CC_DEP1 = ITE(cond, argL64, nzcv << 28) |
| CC_DEP2 = ITE(cond, argR64, 0) |
| CC_NDEP = 0 |
| */ |
| |
| IRTemp z64 = newTemp(Ity_I64); |
| assign(z64, mkU64(0)); |
| |
| /* Establish the operation and operands for the True case. */ |
| IRTemp t_dep1 = IRTemp_INVALID; |
| IRTemp t_dep2 = IRTemp_INVALID; |
| UInt t_op = ARM64G_CC_OP_NUMBER; |
| /**/ if ( isSUB && is64) { t_op = ARM64G_CC_OP_SUB64; } |
| else if ( isSUB && !is64) { t_op = ARM64G_CC_OP_SUB32; } |
| else if (!isSUB && is64) { t_op = ARM64G_CC_OP_ADD64; } |
| else if (!isSUB && !is64) { t_op = ARM64G_CC_OP_ADD32; } |
| else { vassert(0); } |
| /* */ |
| if (is64) { |
| t_dep1 = argL; |
| t_dep2 = argR; |
| } else { |
| t_dep1 = newTemp(Ity_I64); |
| t_dep2 = newTemp(Ity_I64); |
| assign(t_dep1, unop(Iop_32Uto64, mkexpr(argL))); |
| assign(t_dep2, unop(Iop_32Uto64, mkexpr(argR))); |
| } |
| |
| /* Establish the operation and operands for the False case. */ |
| IRTemp f_dep1 = newTemp(Ity_I64); |
| IRTemp f_dep2 = z64; |
| UInt f_op = ARM64G_CC_OP_COPY; |
| assign(f_dep1, mkU64(nzcv << 28)); |
| |
| /* Final thunk values */ |
| IRTemp dep1 = newTemp(Ity_I64); |
| IRTemp dep2 = newTemp(Ity_I64); |
| IRTemp op = newTemp(Ity_I64); |
| |
| assign(op, IRExpr_ITE(mkexpr(cond), mkU64(t_op), mkU64(f_op))); |
| assign(dep1, IRExpr_ITE(mkexpr(cond), mkexpr(t_dep1), mkexpr(f_dep1))); |
| assign(dep2, IRExpr_ITE(mkexpr(cond), mkexpr(t_dep2), mkexpr(f_dep2))); |
| |
| /* finally .. */ |
| stmt( IRStmt_Put( OFFB_CC_OP, mkexpr(op) )); |
| stmt( IRStmt_Put( OFFB_CC_DEP1, mkexpr(dep1) )); |
| stmt( IRStmt_Put( OFFB_CC_DEP2, mkexpr(dep2) )); |
| stmt( IRStmt_Put( OFFB_CC_NDEP, mkexpr(z64) )); |
| } |
| |
| /* Build IR to set the flags thunk after AND/OR/XOR or variants thereof. */ |
| static |
| void setFlags_LOGIC ( Bool is64, IRTemp res ) |
| { |
| IRTemp res64 = IRTemp_INVALID; |
| IRTemp z64 = newTemp(Ity_I64); |
| UInt cc_op = ARM64G_CC_OP_NUMBER; |
| if (is64) { |
| res64 = res; |
| cc_op = ARM64G_CC_OP_LOGIC64; |
| } else { |
| res64 = newTemp(Ity_I64); |
| assign(res64, unop(Iop_32Uto64, mkexpr(res))); |
| cc_op = ARM64G_CC_OP_LOGIC32; |
| } |
| assign(z64, mkU64(0)); |
| setFlags_D1_D2_ND(cc_op, res64, z64, z64); |
| } |
| |
| /* Build IR to set the flags thunk to a given NZCV value. NZCV is |
| located in bits 31:28 of the supplied value. */ |
| static |
| void setFlags_COPY ( IRTemp nzcv_28x0 ) |
| { |
| IRTemp z64 = newTemp(Ity_I64); |
| assign(z64, mkU64(0)); |
| setFlags_D1_D2_ND(ARM64G_CC_OP_COPY, nzcv_28x0, z64, z64); |
| } |
| |
| |
| //ZZ /* Minor variant of the above that sets NDEP to zero (if it |
| //ZZ sets it at all) */ |
| //ZZ static void setFlags_D1_D2 ( UInt cc_op, IRTemp t_dep1, |
| //ZZ IRTemp t_dep2, |
| //ZZ IRTemp guardT /* :: Ity_I32, 0 or 1 */ ) |
| //ZZ { |
| //ZZ IRTemp z32 = newTemp(Ity_I32); |
| //ZZ assign( z32, mkU32(0) ); |
| //ZZ setFlags_D1_D2_ND( cc_op, t_dep1, t_dep2, z32, guardT ); |
| //ZZ } |
| //ZZ |
| //ZZ |
| //ZZ /* Minor variant of the above that sets DEP2 to zero (if it |
| //ZZ sets it at all) */ |
| //ZZ static void setFlags_D1_ND ( UInt cc_op, IRTemp t_dep1, |
| //ZZ IRTemp t_ndep, |
| //ZZ IRTemp guardT /* :: Ity_I32, 0 or 1 */ ) |
| //ZZ { |
| //ZZ IRTemp z32 = newTemp(Ity_I32); |
| //ZZ assign( z32, mkU32(0) ); |
| //ZZ setFlags_D1_D2_ND( cc_op, t_dep1, z32, t_ndep, guardT ); |
| //ZZ } |
| //ZZ |
| //ZZ |
| //ZZ /* Minor variant of the above that sets DEP2 and NDEP to zero (if it |
| //ZZ sets them at all) */ |
| //ZZ static void setFlags_D1 ( UInt cc_op, IRTemp t_dep1, |
| //ZZ IRTemp guardT /* :: Ity_I32, 0 or 1 */ ) |
| //ZZ { |
| //ZZ IRTemp z32 = newTemp(Ity_I32); |
| //ZZ assign( z32, mkU32(0) ); |
| //ZZ setFlags_D1_D2_ND( cc_op, t_dep1, z32, z32, guardT ); |
| //ZZ } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Misc math helpers ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* Generates a 64-bit byte swap. */ |
| static IRTemp math_BSWAP64 ( IRTemp t1 ) |
| { |
| IRTemp t2 = newTemp(Ity_I64); |
| IRTemp m8 = newTemp(Ity_I64); |
| IRTemp s8 = newTemp(Ity_I64); |
| IRTemp m16 = newTemp(Ity_I64); |
| IRTemp s16 = newTemp(Ity_I64); |
| IRTemp m32 = newTemp(Ity_I64); |
| assign( m8, mkU64(0xFF00FF00FF00FF00ULL) ); |
| assign( s8, |
| binop(Iop_Or64, |
| binop(Iop_Shr64, |
| binop(Iop_And64,mkexpr(t1),mkexpr(m8)), |
| mkU8(8)), |
| binop(Iop_And64, |
| binop(Iop_Shl64,mkexpr(t1),mkU8(8)), |
| mkexpr(m8)) |
| ) |
| ); |
| |
| assign( m16, mkU64(0xFFFF0000FFFF0000ULL) ); |
| assign( s16, |
| binop(Iop_Or64, |
| binop(Iop_Shr64, |
| binop(Iop_And64,mkexpr(s8),mkexpr(m16)), |
| mkU8(16)), |
| binop(Iop_And64, |
| binop(Iop_Shl64,mkexpr(s8),mkU8(16)), |
| mkexpr(m16)) |
| ) |
| ); |
| |
| assign( m32, mkU64(0xFFFFFFFF00000000ULL) ); |
| assign( t2, |
| binop(Iop_Or64, |
| binop(Iop_Shr64, |
| binop(Iop_And64,mkexpr(s16),mkexpr(m32)), |
| mkU8(32)), |
| binop(Iop_And64, |
| binop(Iop_Shl64,mkexpr(s16),mkU8(32)), |
| mkexpr(m32)) |
| ) |
| ); |
| return t2; |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- FP comparison helpers ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* irRes :: Ity_I32 holds a floating point comparison result encoded |
| as an IRCmpF64Result. Generate code to convert it to an |
| ARM64-encoded (N,Z,C,V) group in the lowest 4 bits of an I64 value. |
| Assign a new temp to hold that value, and return the temp. */ |
| static |
| IRTemp mk_convert_IRCmpF64Result_to_NZCV ( IRTemp irRes32 ) |
| { |
| IRTemp ix = newTemp(Ity_I64); |
| IRTemp termL = newTemp(Ity_I64); |
| IRTemp termR = newTemp(Ity_I64); |
| IRTemp nzcv = newTemp(Ity_I64); |
| IRTemp irRes = newTemp(Ity_I64); |
| |
| /* This is where the fun starts. We have to convert 'irRes' from |
| an IR-convention return result (IRCmpF64Result) to an |
| ARM-encoded (N,Z,C,V) group. The final result is in the bottom |
| 4 bits of 'nzcv'. */ |
| /* Map compare result from IR to ARM(nzcv) */ |
| /* |
| FP cmp result | IR | ARM(nzcv) |
| -------------------------------- |
| UN 0x45 0011 |
| LT 0x01 1000 |
| GT 0x00 0010 |
| EQ 0x40 0110 |
| */ |
| /* Now since you're probably wondering WTF .. |
| |
| ix fishes the useful bits out of the IR value, bits 6 and 0, and |
| places them side by side, giving a number which is 0, 1, 2 or 3. |
| |
| termL is a sequence cooked up by GNU superopt. It converts ix |
| into an almost correct value NZCV value (incredibly), except |
| for the case of UN, where it produces 0100 instead of the |
| required 0011. |
| |
| termR is therefore a correction term, also computed from ix. It |
| is 1 in the UN case and 0 for LT, GT and UN. Hence, to get |
| the final correct value, we subtract termR from termL. |
| |
| Don't take my word for it. There's a test program at the bottom |
| of guest_arm_toIR.c, to try this out with. |
| */ |
| assign(irRes, unop(Iop_32Uto64, mkexpr(irRes32))); |
| |
| assign( |
| ix, |
| binop(Iop_Or64, |
| binop(Iop_And64, |
| binop(Iop_Shr64, mkexpr(irRes), mkU8(5)), |
| mkU64(3)), |
| binop(Iop_And64, mkexpr(irRes), mkU64(1)))); |
| |
| assign( |
| termL, |
| binop(Iop_Add64, |
| binop(Iop_Shr64, |
| binop(Iop_Sub64, |
| binop(Iop_Shl64, |
| binop(Iop_Xor64, mkexpr(ix), mkU64(1)), |
| mkU8(62)), |
| mkU64(1)), |
| mkU8(61)), |
| mkU64(1))); |
| |
| assign( |
| termR, |
| binop(Iop_And64, |
| binop(Iop_And64, |
| mkexpr(ix), |
| binop(Iop_Shr64, mkexpr(ix), mkU8(1))), |
| mkU64(1))); |
| |
| assign(nzcv, binop(Iop_Sub64, mkexpr(termL), mkexpr(termR))); |
| return nzcv; |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Data processing (immediate) ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* Helper functions for supporting "DecodeBitMasks" */ |
| |
| static ULong dbm_ROR ( Int width, ULong x, Int rot ) |
| { |
| vassert(width > 0 && width <= 64); |
| vassert(rot >= 0 && rot < width); |
| if (rot == 0) return x; |
| ULong res = x >> rot; |
| res |= (x << (width - rot)); |
| if (width < 64) |
| res &= ((1ULL << width) - 1); |
| return res; |
| } |
| |
| static ULong dbm_RepTo64( Int esize, ULong x ) |
| { |
| switch (esize) { |
| case 64: |
| return x; |
| case 32: |
| x &= 0xFFFFFFFF; x |= (x << 32); |
| return x; |
| case 16: |
| x &= 0xFFFF; x |= (x << 16); x |= (x << 32); |
| return x; |
| case 8: |
| x &= 0xFF; x |= (x << 8); x |= (x << 16); x |= (x << 32); |
| return x; |
| case 4: |
| x &= 0xF; x |= (x << 4); x |= (x << 8); |
| x |= (x << 16); x |= (x << 32); |
| return x; |
| case 2: |
| x &= 0x3; x |= (x << 2); x |= (x << 4); x |= (x << 8); |
| x |= (x << 16); x |= (x << 32); |
| return x; |
| default: |
| break; |
| } |
| vpanic("dbm_RepTo64"); |
| /*NOTREACHED*/ |
| return 0; |
| } |
| |
| static Int dbm_highestSetBit ( ULong x ) |
| { |
| Int i; |
| for (i = 63; i >= 0; i--) { |
| if (x & (1ULL << i)) |
| return i; |
| } |
| vassert(x == 0); |
| return -1; |
| } |
| |
| static |
| Bool dbm_DecodeBitMasks ( /*OUT*/ULong* wmask, /*OUT*/ULong* tmask, |
| ULong immN, ULong imms, ULong immr, Bool immediate, |
| UInt M /*32 or 64*/) |
| { |
| vassert(immN < (1ULL << 1)); |
| vassert(imms < (1ULL << 6)); |
| vassert(immr < (1ULL << 6)); |
| vassert(immediate == False || immediate == True); |
| vassert(M == 32 || M == 64); |
| |
| Int len = dbm_highestSetBit( ((immN << 6) & 64) | ((~imms) & 63) ); |
| if (len < 1) { /* printf("fail1\n"); */ return False; } |
| vassert(len <= 6); |
| vassert(M >= (1 << len)); |
| |
| vassert(len >= 1 && len <= 6); |
| ULong levels = // (zeroes(6 - len) << (6-len)) | ones(len); |
| (1 << len) - 1; |
| vassert(levels >= 1 && levels <= 63); |
| |
| if (immediate && ((imms & levels) == levels)) { |
| /* printf("fail2 imms %llu levels %llu len %d\n", imms, levels, len); */ |
| return False; |
| } |
| |
| ULong S = imms & levels; |
| ULong R = immr & levels; |
| Int diff = S - R; |
| diff &= 63; |
| Int esize = 1 << len; |
| vassert(2 <= esize && esize <= 64); |
| |
| /* Be careful of these (1ULL << (S+1)) - 1 expressions, and the |
| same below with d. S can be 63 in which case we have an out of |
| range and hence undefined shift. */ |
| vassert(S >= 0 && S <= 63); |
| vassert(esize >= (S+1)); |
| ULong elem_s = // Zeroes(esize-(S+1)):Ones(S+1) |
| //(1ULL << (S+1)) - 1; |
| ((1ULL << S) - 1) + (1ULL << S); |
| |
| Int d = // diff<len-1:0> |
| diff & ((1 << len)-1); |
| vassert(esize >= (d+1)); |
| vassert(d >= 0 && d <= 63); |
| |
| ULong elem_d = // Zeroes(esize-(d+1)):Ones(d+1) |
| //(1ULL << (d+1)) - 1; |
| ((1ULL << d) - 1) + (1ULL << d); |
| |
| if (esize != 64) vassert(elem_s < (1ULL << esize)); |
| if (esize != 64) vassert(elem_d < (1ULL << esize)); |
| |
| if (wmask) *wmask = dbm_RepTo64(esize, dbm_ROR(esize, elem_s, R)); |
| if (tmask) *tmask = dbm_RepTo64(esize, elem_d); |
| |
| return True; |
| } |
| |
| |
| static |
| Bool dis_ARM64_data_processing_immediate(/*MB_OUT*/DisResult* dres, |
| UInt insn) |
| { |
| # define INSN(_bMax,_bMin) SLICE_UInt(insn, (_bMax), (_bMin)) |
| |
| /* insn[28:23] |
| 10000x PC-rel addressing |
| 10001x Add/subtract (immediate) |
| 100100 Logical (immediate) |
| 100101 Move Wide (immediate) |
| 100110 Bitfield |
| 100111 Extract |
| */ |
| |
| /* ------------------ ADD/SUB{,S} imm12 ------------------ */ |
| if (INSN(28,24) == BITS5(1,0,0,0,1)) { |
| Bool is64 = INSN(31,31) == 1; |
| Bool isSub = INSN(30,30) == 1; |
| Bool setCC = INSN(29,29) == 1; |
| UInt sh = INSN(23,22); |
| UInt uimm12 = INSN(21,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| const HChar* nm = isSub ? "sub" : "add"; |
| if (sh >= 2) { |
| /* Invalid; fall through */ |
| } else { |
| vassert(sh <= 1); |
| uimm12 <<= (12 * sh); |
| if (is64) { |
| IRTemp argL = newTemp(Ity_I64); |
| IRTemp argR = newTemp(Ity_I64); |
| IRTemp res = newTemp(Ity_I64); |
| assign(argL, getIReg64orSP(nn)); |
| assign(argR, mkU64(uimm12)); |
| assign(res, binop(isSub ? Iop_Sub64 : Iop_Add64, |
| mkexpr(argL), mkexpr(argR))); |
| if (setCC) { |
| putIReg64orZR(dd, mkexpr(res)); |
| setFlags_ADD_SUB(True/*is64*/, isSub, argL, argR); |
| DIP("%ss %s, %s, 0x%x\n", |
| nm, nameIReg64orZR(dd), nameIReg64orSP(nn), uimm12); |
| } else { |
| putIReg64orSP(dd, mkexpr(res)); |
| DIP("%s %s, %s, 0x%x\n", |
| nm, nameIReg64orSP(dd), nameIReg64orSP(nn), uimm12); |
| } |
| } else { |
| IRTemp argL = newTemp(Ity_I32); |
| IRTemp argR = newTemp(Ity_I32); |
| IRTemp res = newTemp(Ity_I32); |
| assign(argL, getIReg32orSP(nn)); |
| assign(argR, mkU32(uimm12)); |
| assign(res, binop(isSub ? Iop_Sub32 : Iop_Add32, |
| mkexpr(argL), mkexpr(argR))); |
| if (setCC) { |
| putIReg32orZR(dd, mkexpr(res)); |
| setFlags_ADD_SUB(False/*!is64*/, isSub, argL, argR); |
| DIP("%ss %s, %s, 0x%x\n", |
| nm, nameIReg32orZR(dd), nameIReg32orSP(nn), uimm12); |
| } else { |
| putIReg32orSP(dd, mkexpr(res)); |
| DIP("%s %s, %s, 0x%x\n", |
| nm, nameIReg32orSP(dd), nameIReg32orSP(nn), uimm12); |
| } |
| } |
| return True; |
| } |
| } |
| |
| /* -------------------- ADR/ADRP -------------------- */ |
| if (INSN(28,24) == BITS5(1,0,0,0,0)) { |
| UInt bP = INSN(31,31); |
| UInt immLo = INSN(30,29); |
| UInt immHi = INSN(23,5); |
| UInt rD = INSN(4,0); |
| ULong uimm = (immHi << 2) | immLo; |
| ULong simm = sx_to_64(uimm, 21); |
| ULong val; |
| if (bP) { |
| val = (guest_PC_curr_instr & 0xFFFFFFFFFFFFF000ULL) + (simm << 12); |
| } else { |
| val = guest_PC_curr_instr + simm; |
| } |
| putIReg64orZR(rD, mkU64(val)); |
| DIP("adr%s %s, 0x%llx\n", bP ? "p" : "", nameIReg64orZR(rD), val); |
| return True; |
| } |
| |
| /* -------------------- LOGIC(imm) -------------------- */ |
| if (INSN(28,23) == BITS6(1,0,0,1,0,0)) { |
| /* 31 30 28 22 21 15 9 4 |
| sf op 100100 N immr imms Rn Rd |
| op=00: AND Rd|SP, Rn, #imm |
| op=01: ORR Rd|SP, Rn, #imm |
| op=10: EOR Rd|SP, Rn, #imm |
| op=11: ANDS Rd|ZR, Rn, #imm |
| */ |
| Bool is64 = INSN(31,31) == 1; |
| UInt op = INSN(30,29); |
| UInt N = INSN(22,22); |
| UInt immR = INSN(21,16); |
| UInt immS = INSN(15,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| ULong imm = 0; |
| Bool ok; |
| if (N == 1 && !is64) |
| goto after_logic_imm; /* not allowed; fall through */ |
| ok = dbm_DecodeBitMasks(&imm, NULL, |
| N, immS, immR, True, is64 ? 64 : 32); |
| if (!ok) |
| goto after_logic_imm; |
| |
| const HChar* names[4] = { "and", "orr", "eor", "ands" }; |
| const IROp ops64[4] = { Iop_And64, Iop_Or64, Iop_Xor64, Iop_And64 }; |
| const IROp ops32[4] = { Iop_And32, Iop_Or32, Iop_Xor32, Iop_And32 }; |
| |
| vassert(op < 4); |
| if (is64) { |
| IRExpr* argL = getIReg64orZR(nn); |
| IRExpr* argR = mkU64(imm); |
| IRTemp res = newTemp(Ity_I64); |
| assign(res, binop(ops64[op], argL, argR)); |
| if (op < 3) { |
| putIReg64orSP(dd, mkexpr(res)); |
| DIP("%s %s, %s, 0x%llx\n", names[op], |
| nameIReg64orSP(dd), nameIReg64orZR(nn), imm); |
| } else { |
| putIReg64orZR(dd, mkexpr(res)); |
| setFlags_LOGIC(True/*is64*/, res); |
| DIP("%s %s, %s, 0x%llx\n", names[op], |
| nameIReg64orZR(dd), nameIReg64orZR(nn), imm); |
| } |
| } else { |
| IRExpr* argL = getIReg32orZR(nn); |
| IRExpr* argR = mkU32((UInt)imm); |
| IRTemp res = newTemp(Ity_I32); |
| assign(res, binop(ops32[op], argL, argR)); |
| if (op < 3) { |
| putIReg32orSP(dd, mkexpr(res)); |
| DIP("%s %s, %s, 0x%x\n", names[op], |
| nameIReg32orSP(dd), nameIReg32orZR(nn), (UInt)imm); |
| } else { |
| putIReg32orZR(dd, mkexpr(res)); |
| setFlags_LOGIC(False/*!is64*/, res); |
| DIP("%s %s, %s, 0x%x\n", names[op], |
| nameIReg32orZR(dd), nameIReg32orZR(nn), (UInt)imm); |
| } |
| } |
| return True; |
| } |
| after_logic_imm: |
| |
| /* -------------------- MOV{Z,N,K} -------------------- */ |
| if (INSN(28,23) == BITS6(1,0,0,1,0,1)) { |
| /* 31 30 28 22 20 4 |
| | | | | | | |
| sf 10 100 101 hw imm16 Rd MOV(Z) Rd, (imm16 << (16*hw)) |
| sf 00 100 101 hw imm16 Rd MOV(N) Rd, ~(imm16 << (16*hw)) |
| sf 11 100 101 hw imm16 Rd MOV(K) Rd, (imm16 << (16*hw)) |
| */ |
| Bool is64 = INSN(31,31) == 1; |
| UInt subopc = INSN(30,29); |
| UInt hw = INSN(22,21); |
| UInt imm16 = INSN(20,5); |
| UInt dd = INSN(4,0); |
| if (subopc == BITS2(0,1) || (!is64 && hw >= 2)) { |
| /* invalid; fall through */ |
| } else { |
| ULong imm64 = ((ULong)imm16) << (16 * hw); |
| if (!is64) |
| vassert(imm64 < 0x100000000ULL); |
| switch (subopc) { |
| case BITS2(1,0): // MOVZ |
| putIRegOrZR(is64, dd, is64 ? mkU64(imm64) : mkU32((UInt)imm64)); |
| DIP("movz %s, 0x%llx\n", nameIRegOrZR(is64, dd), imm64); |
| break; |
| case BITS2(0,0): // MOVN |
| imm64 = ~imm64; |
| if (!is64) |
| imm64 &= 0xFFFFFFFFULL; |
| putIRegOrZR(is64, dd, is64 ? mkU64(imm64) : mkU32((UInt)imm64)); |
| DIP("movn %s, 0x%llx\n", nameIRegOrZR(is64, dd), imm64); |
| break; |
| case BITS2(1,1): // MOVK |
| /* This is more complex. We are inserting a slice into |
| the destination register, so we need to have the old |
| value of it. */ |
| if (is64) { |
| IRTemp old = newTemp(Ity_I64); |
| assign(old, getIReg64orZR(dd)); |
| ULong mask = 0xFFFFULL << (16 * hw); |
| IRExpr* res |
| = binop(Iop_Or64, |
| binop(Iop_And64, mkexpr(old), mkU64(~mask)), |
| mkU64(imm64)); |
| putIReg64orZR(dd, res); |
| DIP("movk %s, 0x%x, lsl %u\n", |
| nameIReg64orZR(dd), imm16, 16*hw); |
| } else { |
| IRTemp old = newTemp(Ity_I32); |
| assign(old, getIReg32orZR(dd)); |
| vassert(hw <= 1); |
| UInt mask = 0xFFFF << (16 * hw); |
| IRExpr* res |
| = binop(Iop_Or32, |
| binop(Iop_And32, mkexpr(old), mkU32(~mask)), |
| mkU32((UInt)imm64)); |
| putIReg32orZR(dd, res); |
| DIP("movk %s, 0x%x, lsl %u\n", |
| nameIReg32orZR(dd), imm16, 16*hw); |
| } |
| break; |
| default: |
| vassert(0); |
| } |
| return True; |
| } |
| } |
| |
| /* -------------------- {U,S,}BFM -------------------- */ |
| /* 30 28 22 21 15 9 4 |
| |
| sf 10 100110 N immr imms nn dd |
| UBFM Wd, Wn, #immr, #imms when sf=0, N=0, immr[5]=0, imms[5]=0 |
| UBFM Xd, Xn, #immr, #imms when sf=1, N=1 |
| |
| sf 00 100110 N immr imms nn dd |
| SBFM Wd, Wn, #immr, #imms when sf=0, N=0, immr[5]=0, imms[5]=0 |
| SBFM Xd, Xn, #immr, #imms when sf=1, N=1 |
| |
| sf 01 100110 N immr imms nn dd |
| BFM Wd, Wn, #immr, #imms when sf=0, N=0, immr[5]=0, imms[5]=0 |
| BFM Xd, Xn, #immr, #imms when sf=1, N=1 |
| */ |
| if (INSN(28,23) == BITS6(1,0,0,1,1,0)) { |
| UInt sf = INSN(31,31); |
| UInt opc = INSN(30,29); |
| UInt N = INSN(22,22); |
| UInt immR = INSN(21,16); |
| UInt immS = INSN(15,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| Bool inZero = False; |
| Bool extend = False; |
| const HChar* nm = "???"; |
| /* skip invalid combinations */ |
| switch (opc) { |
| case BITS2(0,0): |
| inZero = True; extend = True; nm = "sbfm"; break; |
| case BITS2(0,1): |
| inZero = False; extend = False; nm = "bfm"; break; |
| case BITS2(1,0): |
| inZero = True; extend = False; nm = "ubfm"; break; |
| case BITS2(1,1): |
| goto after_bfm; /* invalid */ |
| default: |
| vassert(0); |
| } |
| if (sf == 1 && N != 1) goto after_bfm; |
| if (sf == 0 && (N != 0 || ((immR >> 5) & 1) != 0 |
| || ((immS >> 5) & 1) != 0)) goto after_bfm; |
| ULong wmask = 0, tmask = 0; |
| Bool ok = dbm_DecodeBitMasks(&wmask, &tmask, |
| N, immS, immR, False, sf == 1 ? 64 : 32); |
| if (!ok) goto after_bfm; /* hmmm */ |
| |
| Bool is64 = sf == 1; |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| |
| IRTemp dst = newTemp(ty); |
| IRTemp src = newTemp(ty); |
| IRTemp bot = newTemp(ty); |
| IRTemp top = newTemp(ty); |
| IRTemp res = newTemp(ty); |
| assign(dst, inZero ? mkU(ty,0) : getIRegOrZR(is64, dd)); |
| assign(src, getIRegOrZR(is64, nn)); |
| /* perform bitfield move on low bits */ |
| assign(bot, binop(mkOR(ty), |
| binop(mkAND(ty), mkexpr(dst), mkU(ty, ~wmask)), |
| binop(mkAND(ty), mkexpr(mathROR(ty, src, immR)), |
| mkU(ty, wmask)))); |
| /* determine extension bits (sign, zero or dest register) */ |
| assign(top, mkexpr(extend ? mathREPLICATE(ty, src, immS) : dst)); |
| /* combine extension bits and result bits */ |
| assign(res, binop(mkOR(ty), |
| binop(mkAND(ty), mkexpr(top), mkU(ty, ~tmask)), |
| binop(mkAND(ty), mkexpr(bot), mkU(ty, tmask)))); |
| putIRegOrZR(is64, dd, mkexpr(res)); |
| DIP("%s %s, %s, immR=%u, immS=%u\n", |
| nm, nameIRegOrZR(is64, dd), nameIRegOrZR(is64, nn), immR, immS); |
| return True; |
| } |
| after_bfm: |
| |
| /* ---------------------- EXTR ---------------------- */ |
| /* 30 28 22 20 15 9 4 |
| 1 00 100111 10 m imm6 n d EXTR Xd, Xn, Xm, #imm6 |
| 0 00 100111 00 m imm6 n d EXTR Wd, Wn, Wm, #imm6 when #imm6 < 32 |
| */ |
| if (INSN(30,23) == BITS8(0,0,1,0,0,1,1,1) && INSN(21,21) == 0) { |
| Bool is64 = INSN(31,31) == 1; |
| UInt mm = INSN(20,16); |
| UInt imm6 = INSN(15,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| Bool valid = True; |
| if (INSN(31,31) != INSN(22,22)) |
| valid = False; |
| if (!is64 && imm6 >= 32) |
| valid = False; |
| if (!valid) goto after_extr; |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| IRTemp srcHi = newTemp(ty); |
| IRTemp srcLo = newTemp(ty); |
| IRTemp res = newTemp(ty); |
| assign(srcHi, getIRegOrZR(is64, nn)); |
| assign(srcLo, getIRegOrZR(is64, mm)); |
| if (imm6 == 0) { |
| assign(res, mkexpr(srcLo)); |
| } else { |
| UInt szBits = 8 * sizeofIRType(ty); |
| vassert(imm6 > 0 && imm6 < szBits); |
| assign(res, binop(mkOR(ty), |
| binop(mkSHL(ty), mkexpr(srcHi), mkU8(szBits-imm6)), |
| binop(mkSHR(ty), mkexpr(srcLo), mkU8(imm6)))); |
| } |
| putIRegOrZR(is64, dd, mkexpr(res)); |
| DIP("extr %s, %s, %s, #%u\n", |
| nameIRegOrZR(is64,dd), |
| nameIRegOrZR(is64,nn), nameIRegOrZR(is64,mm), imm6); |
| return True; |
| } |
| after_extr: |
| |
| vex_printf("ARM64 front end: data_processing_immediate\n"); |
| return False; |
| # undef INSN |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Data processing (register) instructions ---*/ |
| /*------------------------------------------------------------*/ |
| |
| static const HChar* nameSH ( UInt sh ) { |
| switch (sh) { |
| case 0: return "lsl"; |
| case 1: return "lsr"; |
| case 2: return "asr"; |
| case 3: return "ror"; |
| default: vassert(0); |
| } |
| } |
| |
| /* Generate IR to get a register value, possibly shifted by an |
| immediate. Returns either a 32- or 64-bit temporary holding the |
| result. After the shift, the value can optionally be NOT-ed |
| too. |
| |
| sh_how coding: 00=SHL, 01=SHR, 10=SAR, 11=ROR. sh_amt may only be |
| in the range 0 to (is64 ? 64 : 32)-1. For some instructions, ROR |
| isn't allowed, but it's the job of the caller to check that. |
| */ |
| static IRTemp getShiftedIRegOrZR ( Bool is64, |
| UInt sh_how, UInt sh_amt, UInt regNo, |
| Bool invert ) |
| { |
| vassert(sh_how < 4); |
| vassert(sh_amt < (is64 ? 64 : 32)); |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| IRTemp t0 = newTemp(ty); |
| assign(t0, getIRegOrZR(is64, regNo)); |
| IRTemp t1 = newTemp(ty); |
| switch (sh_how) { |
| case BITS2(0,0): |
| assign(t1, binop(mkSHL(ty), mkexpr(t0), mkU8(sh_amt))); |
| break; |
| case BITS2(0,1): |
| assign(t1, binop(mkSHR(ty), mkexpr(t0), mkU8(sh_amt))); |
| break; |
| case BITS2(1,0): |
| assign(t1, binop(mkSAR(ty), mkexpr(t0), mkU8(sh_amt))); |
| break; |
| case BITS2(1,1): |
| assign(t1, mkexpr(mathROR(ty, t0, sh_amt))); |
| break; |
| default: |
| vassert(0); |
| } |
| if (invert) { |
| IRTemp t2 = newTemp(ty); |
| assign(t2, unop(mkNOT(ty), mkexpr(t1))); |
| return t2; |
| } else { |
| return t1; |
| } |
| } |
| |
| |
| static |
| Bool dis_ARM64_data_processing_register(/*MB_OUT*/DisResult* dres, |
| UInt insn) |
| { |
| # define INSN(_bMax,_bMin) SLICE_UInt(insn, (_bMax), (_bMin)) |
| |
| /* ------------------- ADD/SUB(reg) ------------------- */ |
| /* x==0 => 32 bit op x==1 => 64 bit op |
| sh: 00=LSL, 01=LSR, 10=ASR, 11=ROR(NOT ALLOWED) |
| |
| 31 30 29 28 23 21 20 15 9 4 |
| | | | | | | | | | | |
| x 0 0 01011 sh 0 Rm imm6 Rn Rd ADD Rd,Rn, sh(Rm,imm6) |
| x 0 1 01011 sh 0 Rm imm6 Rn Rd ADDS Rd,Rn, sh(Rm,imm6) |
| x 1 0 01011 sh 0 Rm imm6 Rn Rd SUB Rd,Rn, sh(Rm,imm6) |
| x 1 1 01011 sh 0 Rm imm6 Rn Rd SUBS Rd,Rn, sh(Rm,imm6) |
| */ |
| if (INSN(28,24) == BITS5(0,1,0,1,1) && INSN(21,21) == 0) { |
| UInt bX = INSN(31,31); |
| UInt bOP = INSN(30,30); /* 0: ADD, 1: SUB */ |
| UInt bS = INSN(29, 29); /* set flags? */ |
| UInt sh = INSN(23,22); |
| UInt rM = INSN(20,16); |
| UInt imm6 = INSN(15,10); |
| UInt rN = INSN(9,5); |
| UInt rD = INSN(4,0); |
| Bool isSUB = bOP == 1; |
| Bool is64 = bX == 1; |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| if ((!is64 && imm6 > 31) || sh == BITS2(1,1)) { |
| /* invalid; fall through */ |
| } else { |
| IRTemp argL = newTemp(ty); |
| assign(argL, getIRegOrZR(is64, rN)); |
| IRTemp argR = getShiftedIRegOrZR(is64, sh, imm6, rM, False); |
| IROp op = isSUB ? mkSUB(ty) : mkADD(ty); |
| IRTemp res = newTemp(ty); |
| assign(res, binop(op, mkexpr(argL), mkexpr(argR))); |
| if (rD != 31) putIRegOrZR(is64, rD, mkexpr(res)); |
| if (bS) { |
| setFlags_ADD_SUB(is64, isSUB, argL, argR); |
| } |
| DIP("%s%s %s, %s, %s, %s #%u\n", |
| bOP ? "sub" : "add", bS ? "s" : "", |
| nameIRegOrZR(is64, rD), nameIRegOrZR(is64, rN), |
| nameIRegOrZR(is64, rM), nameSH(sh), imm6); |
| return True; |
| } |
| } |
| |
| /* -------------------- LOGIC(reg) -------------------- */ |
| /* x==0 => 32 bit op x==1 => 64 bit op |
| N==0 => inv? is no-op (no inversion) |
| N==1 => inv? is NOT |
| sh: 00=LSL, 01=LSR, 10=ASR, 11=ROR |
| |
| 31 30 28 23 21 20 15 9 4 |
| | | | | | | | | | |
| x 00 01010 sh N Rm imm6 Rn Rd AND Rd,Rn, inv?(sh(Rm,imm6)) |
| x 01 01010 sh N Rm imm6 Rn Rd ORR Rd,Rn, inv?(sh(Rm,imm6)) |
| x 10 01010 sh N Rm imm6 Rn Rd EOR Rd,Rn, inv?(sh(Rm,imm6)) |
| x 11 01010 sh N Rm imm6 Rn Rd ANDS Rd,Rn, inv?(sh(Rm,imm6)) |
| With N=1, the names are: BIC ORN EON BICS |
| */ |
| if (INSN(28,24) == BITS5(0,1,0,1,0)) { |
| UInt bX = INSN(31,31); |
| UInt sh = INSN(23,22); |
| UInt bN = INSN(21,21); |
| UInt rM = INSN(20,16); |
| UInt imm6 = INSN(15,10); |
| UInt rN = INSN(9,5); |
| UInt rD = INSN(4,0); |
| Bool is64 = bX == 1; |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| if (!is64 && imm6 > 31) { |
| /* invalid; fall though */ |
| } else { |
| IRTemp argL = newTemp(ty); |
| assign(argL, getIRegOrZR(is64, rN)); |
| IRTemp argR = getShiftedIRegOrZR(is64, sh, imm6, rM, bN == 1); |
| IROp op = Iop_INVALID; |
| switch (INSN(30,29)) { |
| case BITS2(0,0): case BITS2(1,1): op = mkAND(ty); break; |
| case BITS2(0,1): op = mkOR(ty); break; |
| case BITS2(1,0): op = mkXOR(ty); break; |
| default: vassert(0); |
| } |
| IRTemp res = newTemp(ty); |
| assign(res, binop(op, mkexpr(argL), mkexpr(argR))); |
| if (INSN(30,29) == BITS2(1,1)) { |
| setFlags_LOGIC(is64, res); |
| } |
| putIRegOrZR(is64, rD, mkexpr(res)); |
| |
| static const HChar* names_op[8] |
| = { "and", "orr", "eor", "ands", "bic", "orn", "eon", "bics" }; |
| vassert(((bN << 2) | INSN(30,29)) < 8); |
| const HChar* nm_op = names_op[(bN << 2) | INSN(30,29)]; |
| /* Special-case the printing of "MOV" */ |
| if (rN == 31/*zr*/ && sh == 0/*LSL*/ && imm6 == 0 && bN == 0) { |
| DIP("mov %s, %s\n", nameIRegOrZR(is64, rD), |
| nameIRegOrZR(is64, rM)); |
| } else { |
| DIP("%s %s, %s, %s, %s #%u\n", nm_op, |
| nameIRegOrZR(is64, rD), nameIRegOrZR(is64, rN), |
| nameIRegOrZR(is64, rM), nameSH(sh), imm6); |
| } |
| return True; |
| } |
| } |
| |
| /* -------------------- {U,S}MULH -------------------- */ |
| /* 31 23 22 20 15 9 4 |
| 10011011 1 10 Rm 011111 Rn Rd UMULH Xd,Xn,Xm |
| 10011011 0 10 Rm 011111 Rn Rd SMULH Xd,Xn,Xm |
| */ |
| if (INSN(31,24) == BITS8(1,0,0,1,1,0,1,1) |
| && INSN(22,21) == BITS2(1,0) && INSN(15,10) == BITS6(0,1,1,1,1,1) |
| && INSN(23,23) == 1/*ATC*/) { |
| Bool isU = INSN(23,23) == 1; |
| UInt mm = INSN(20,16); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| putIReg64orZR(dd, unop(Iop_128HIto64, |
| binop(isU ? Iop_MullU64 : Iop_MullS64, |
| getIReg64orZR(nn), getIReg64orZR(mm)))); |
| DIP("%cmulh %s, %s, %s\n", |
| isU ? 'u' : 's', |
| nameIReg64orZR(dd), nameIReg64orZR(nn), nameIReg64orZR(mm)); |
| return True; |
| } |
| |
| /* -------------------- M{ADD,SUB} -------------------- */ |
| /* 31 30 20 15 14 9 4 |
| sf 00 11011 000 m 0 a n r MADD Rd,Rn,Rm,Ra d = a+m*n |
| sf 00 11011 000 m 1 a n r MADD Rd,Rn,Rm,Ra d = a-m*n |
| */ |
| if (INSN(30,21) == BITS10(0,0,1,1,0,1,1,0,0,0)) { |
| Bool is64 = INSN(31,31) == 1; |
| UInt mm = INSN(20,16); |
| Bool isAdd = INSN(15,15) == 0; |
| UInt aa = INSN(14,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| if (is64) { |
| putIReg64orZR( |
| dd, |
| binop(isAdd ? Iop_Add64 : Iop_Sub64, |
| getIReg64orZR(aa), |
| binop(Iop_Mul64, getIReg64orZR(mm), getIReg64orZR(nn)))); |
| } else { |
| putIReg32orZR( |
| dd, |
| binop(isAdd ? Iop_Add32 : Iop_Sub32, |
| getIReg32orZR(aa), |
| binop(Iop_Mul32, getIReg32orZR(mm), getIReg32orZR(nn)))); |
| } |
| DIP("%s %s, %s, %s, %s\n", |
| isAdd ? "madd" : "msub", |
| nameIRegOrZR(is64, dd), nameIRegOrZR(is64, nn), |
| nameIRegOrZR(is64, mm), nameIRegOrZR(is64, aa)); |
| return True; |
| } |
| |
| /* ---------------- CS{EL,INC,INV,NEG} ---------------- */ |
| /* 31 30 28 20 15 11 9 4 |
| sf 00 1101 0100 mm cond 00 nn dd CSEL Rd,Rn,Rm |
| sf 00 1101 0100 mm cond 01 nn dd CSINC Rd,Rn,Rm |
| sf 10 1101 0100 mm cond 00 nn dd CSINV Rd,Rn,Rm |
| sf 10 1101 0100 mm cond 01 nn dd CSNEG Rd,Rn,Rm |
| In all cases, the operation is: Rd = if cond then Rn else OP(Rm) |
| */ |
| if (INSN(29,21) == BITS9(0, 1,1,0,1, 0,1,0,0) && INSN(11,11) == 0) { |
| Bool is64 = INSN(31,31) == 1; |
| UInt b30 = INSN(30,30); |
| UInt mm = INSN(20,16); |
| UInt cond = INSN(15,12); |
| UInt b10 = INSN(10,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| UInt op = (b30 << 1) | b10; /* 00=id 01=inc 10=inv 11=neg */ |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| IRExpr* argL = getIRegOrZR(is64, nn); |
| IRExpr* argR = getIRegOrZR(is64, mm); |
| switch (op) { |
| case BITS2(0,0): |
| break; |
| case BITS2(0,1): |
| argR = binop(mkADD(ty), argR, mkU(ty,1)); |
| break; |
| case BITS2(1,0): |
| argR = unop(mkNOT(ty), argR); |
| break; |
| case BITS2(1,1): |
| argR = binop(mkSUB(ty), mkU(ty,0), argR); |
| break; |
| default: |
| vassert(0); |
| } |
| putIRegOrZR( |
| is64, dd, |
| IRExpr_ITE(unop(Iop_64to1, mk_arm64g_calculate_condition(cond)), |
| argL, argR) |
| ); |
| const HChar* op_nm[4] = { "csel", "csinc", "csinv", "csneg" }; |
| DIP("%s %s, %s, %s, %s\n", op_nm[op], |
| nameIRegOrZR(is64, dd), nameIRegOrZR(is64, nn), |
| nameIRegOrZR(is64, mm), nameCC(cond)); |
| return True; |
| } |
| |
| /* -------------- ADD/SUB(extended reg) -------------- */ |
| /* 28 20 15 12 9 4 |
| 000 01011 00 1 m opt imm3 n d ADD Wd|SP, Wn|SP, Wm ext&lsld |
| 100 01011 00 1 m opt imm3 n d ADD Xd|SP, Xn|SP, Rm ext&lsld |
| |
| 001 01011 00 1 m opt imm3 n d ADDS Wd, Wn|SP, Wm ext&lsld |
| 101 01011 00 1 m opt imm3 n d ADDS Xd, Xn|SP, Rm ext&lsld |
| |
| 010 01011 00 1 m opt imm3 n d SUB Wd|SP, Wn|SP, Wm ext&lsld |
| 110 01011 00 1 m opt imm3 n d SUB Xd|SP, Xn|SP, Rm ext&lsld |
| |
| 011 01011 00 1 m opt imm3 n d SUBS Wd, Wn|SP, Wm ext&lsld |
| 111 01011 00 1 m opt imm3 n d SUBS Xd, Xn|SP, Rm ext&lsld |
| |
| The 'm' operand is extended per opt, thusly: |
| |
| 000 Xm & 0xFF UXTB |
| 001 Xm & 0xFFFF UXTH |
| 010 Xm & (2^32)-1 UXTW |
| 011 Xm UXTX |
| |
| 100 Xm sx from bit 7 SXTB |
| 101 Xm sx from bit 15 SXTH |
| 110 Xm sx from bit 31 SXTW |
| 111 Xm SXTX |
| |
| In the 64 bit case (bit31 == 1), UXTX and SXTX are the identity |
| operation on Xm. In the 32 bit case, UXTW, UXTX, SXTW and SXTX |
| are the identity operation on Wm. |
| |
| After extension, the value is shifted left by imm3 bits, which |
| may only be in the range 0 .. 4 inclusive. |
| */ |
| if (INSN(28,21) == BITS8(0,1,0,1,1,0,0,1) && INSN(12,10) <= 4) { |
| Bool is64 = INSN(31,31) == 1; |
| Bool isSub = INSN(30,30) == 1; |
| Bool setCC = INSN(29,29) == 1; |
| UInt mm = INSN(20,16); |
| UInt opt = INSN(15,13); |
| UInt imm3 = INSN(12,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| const HChar* nameExt[8] = { "uxtb", "uxth", "uxtw", "uxtx", |
| "sxtb", "sxth", "sxtw", "sxtx" }; |
| /* Do almost the same thing in the 32- and 64-bit cases. */ |
| IRTemp xN = newTemp(Ity_I64); |
| IRTemp xM = newTemp(Ity_I64); |
| assign(xN, getIReg64orSP(nn)); |
| assign(xM, getIReg64orZR(mm)); |
| IRExpr* xMw = mkexpr(xM); /* "xM widened" */ |
| Int shSX = 0; |
| /* widen Xm .. */ |
| switch (opt) { |
| case BITS3(0,0,0): // UXTB |
| xMw = binop(Iop_And64, xMw, mkU64(0xFF)); break; |
| case BITS3(0,0,1): // UXTH |
| xMw = binop(Iop_And64, xMw, mkU64(0xFFFF)); break; |
| case BITS3(0,1,0): // UXTW -- noop for the 32bit case |
| if (is64) { |
| xMw = unop(Iop_32Uto64, unop(Iop_64to32, xMw)); |
| } |
| break; |
| case BITS3(0,1,1): // UXTX -- always a noop |
| break; |
| case BITS3(1,0,0): // SXTB |
| shSX = 56; goto sxTo64; |
| case BITS3(1,0,1): // SXTH |
| shSX = 48; goto sxTo64; |
| case BITS3(1,1,0): // SXTW -- noop for the 32bit case |
| if (is64) { |
| shSX = 32; goto sxTo64; |
| } |
| break; |
| case BITS3(1,1,1): // SXTX -- always a noop |
| break; |
| sxTo64: |
| vassert(shSX >= 32); |
| xMw = binop(Iop_Sar64, binop(Iop_Shl64, xMw, mkU8(shSX)), |
| mkU8(shSX)); |
| break; |
| default: |
| vassert(0); |
| } |
| /* and now shift */ |
| IRTemp argL = xN; |
| IRTemp argR = newTemp(Ity_I64); |
| assign(argR, binop(Iop_Shl64, xMw, mkU8(imm3))); |
| IRTemp res = newTemp(Ity_I64); |
| assign(res, binop(isSub ? Iop_Sub64 : Iop_Add64, |
| mkexpr(argL), mkexpr(argR))); |
| if (is64) { |
| if (setCC) { |
| putIReg64orZR(dd, mkexpr(res)); |
| setFlags_ADD_SUB(True/*is64*/, isSub, argL, argR); |
| } else { |
| putIReg64orSP(dd, mkexpr(res)); |
| } |
| } else { |
| if (setCC) { |
| IRTemp argL32 = newTemp(Ity_I32); |
| IRTemp argR32 = newTemp(Ity_I32); |
| putIReg32orZR(dd, unop(Iop_64to32, mkexpr(res))); |
| assign(argL32, unop(Iop_64to32, mkexpr(argL))); |
| assign(argR32, unop(Iop_64to32, mkexpr(argR))); |
| setFlags_ADD_SUB(False/*!is64*/, isSub, argL32, argR32); |
| } else { |
| putIReg32orSP(dd, unop(Iop_64to32, mkexpr(res))); |
| } |
| } |
| DIP("%s%s %s, %s, %s %s lsl %u\n", |
| isSub ? "sub" : "add", setCC ? "s" : "", |
| setCC ? nameIRegOrZR(is64, dd) : nameIRegOrSP(is64, dd), |
| nameIRegOrSP(is64, nn), nameIRegOrSP(is64, mm), |
| nameExt[opt], imm3); |
| return True; |
| } |
| |
| /* ---------------- CCMP/CCMN(imm) ---------------- */ |
| /* Bizarrely, these appear in the "data processing register" |
| category, even though they are operations against an |
| immediate. */ |
| /* 31 29 20 15 11 9 3 |
| sf 1 111010010 imm5 cond 10 Rn 0 nzcv CCMP Rn, #imm5, #nzcv, cond |
| sf 0 111010010 imm5 cond 10 Rn 0 nzcv CCMN Rn, #imm5, #nzcv, cond |
| |
| Operation is: |
| (CCMP) flags = if cond then flags-after-sub(Rn,imm5) else nzcv |
| (CCMN) flags = if cond then flags-after-add(Rn,imm5) else nzcv |
| */ |
| if (INSN(29,21) == BITS9(1,1,1,0,1,0,0,1,0) |
| && INSN(11,10) == BITS2(1,0) && INSN(4,4) == 0) { |
| Bool is64 = INSN(31,31) == 1; |
| Bool isSUB = INSN(30,30) == 1; |
| UInt imm5 = INSN(20,16); |
| UInt cond = INSN(15,12); |
| UInt nn = INSN(9,5); |
| UInt nzcv = INSN(3,0); |
| |
| IRTemp condT = newTemp(Ity_I1); |
| assign(condT, unop(Iop_64to1, mk_arm64g_calculate_condition(cond))); |
| |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| IRTemp argL = newTemp(ty); |
| IRTemp argR = newTemp(ty); |
| |
| if (is64) { |
| assign(argL, getIReg64orZR(nn)); |
| assign(argR, mkU64(imm5)); |
| } else { |
| assign(argL, getIReg32orZR(nn)); |
| assign(argR, mkU32(imm5)); |
| } |
| setFlags_ADD_SUB_conditionally(is64, isSUB, condT, argL, argR, nzcv); |
| |
| DIP("ccm%c %s, #%u, #%u, %s\n", |
| isSUB ? 'p' : 'n', nameIRegOrZR(is64, nn), |
| imm5, nzcv, nameCC(cond)); |
| return True; |
| } |
| |
| /* ---------------- CCMP/CCMN(reg) ---------------- */ |
| /* 31 29 20 15 11 9 3 |
| sf 1 111010010 Rm cond 00 Rn 0 nzcv CCMP Rn, Rm, #nzcv, cond |
| sf 0 111010010 Rm cond 00 Rn 0 nzcv CCMN Rn, Rm, #nzcv, cond |
| Operation is: |
| (CCMP) flags = if cond then flags-after-sub(Rn,Rm) else nzcv |
| (CCMN) flags = if cond then flags-after-add(Rn,Rm) else nzcv |
| */ |
| if (INSN(29,21) == BITS9(1,1,1,0,1,0,0,1,0) |
| && INSN(11,10) == BITS2(0,0) && INSN(4,4) == 0) { |
| Bool is64 = INSN(31,31) == 1; |
| Bool isSUB = INSN(30,30) == 1; |
| UInt mm = INSN(20,16); |
| UInt cond = INSN(15,12); |
| UInt nn = INSN(9,5); |
| UInt nzcv = INSN(3,0); |
| |
| IRTemp condT = newTemp(Ity_I1); |
| assign(condT, unop(Iop_64to1, mk_arm64g_calculate_condition(cond))); |
| |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| IRTemp argL = newTemp(ty); |
| IRTemp argR = newTemp(ty); |
| |
| if (is64) { |
| assign(argL, getIReg64orZR(nn)); |
| assign(argR, getIReg64orZR(mm)); |
| } else { |
| assign(argL, getIReg32orZR(nn)); |
| assign(argR, getIReg32orZR(mm)); |
| } |
| setFlags_ADD_SUB_conditionally(is64, isSUB, condT, argL, argR, nzcv); |
| |
| DIP("ccm%c %s, %s, #%u, %s\n", |
| isSUB ? 'p' : 'n', nameIRegOrZR(is64, nn), |
| nameIRegOrZR(is64, mm), nzcv, nameCC(cond)); |
| return True; |
| } |
| |
| |
| /* -------------- REV/REV16/REV32/RBIT -------------- */ |
| /* 31 30 28 20 15 11 9 4 |
| |
| 1 10 11010110 00000 0000 11 n d REV Xd, Xn |
| 0 10 11010110 00000 0000 10 n d REV Wd, Wn |
| |
| 1 10 11010110 00000 0000 01 n d REV16 Xd, Xn |
| 0 10 11010110 00000 0000 01 n d REV16 Wd, Wn |
| |
| 1 10 11010110 00000 0000 10 n d REV32 Xd, Xn |
| |
| 1 10 11010110 00000 0000 00 n d RBIT Xd, Xn |
| 0 10 11010110 00000 0000 00 n d RBIT Wd, Wn |
| */ |
| /* Only REV is currently implemented. */ |
| if (INSN(30,21) == BITS10(1,0,1,1,0,1,0,1,1,0) |
| && INSN(20,11) == BITS10(0,0,0,0,0,0,0,0,0,1) |
| && INSN(31,31) == INSN(10,10)) { |
| Bool is64 = INSN(31,31) == 1; |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IRTemp src = newTemp(Ity_I64); |
| IRTemp dst = IRTemp_INVALID; |
| if (is64) { |
| assign(src, getIReg64orZR(nn)); |
| dst = math_BSWAP64(src); |
| putIReg64orZR(dd, mkexpr(dst)); |
| } else { |
| assign(src, binop(Iop_Shl64, getIReg64orZR(nn), mkU8(32))); |
| dst = math_BSWAP64(src); |
| putIReg32orZR(dd, unop(Iop_64to32, mkexpr(dst))); |
| } |
| DIP("rev %s, %s\n", nameIRegOrZR(is64,dd), nameIRegOrZR(is64,nn)); |
| return True; |
| } |
| |
| /* -------------------- CLZ/CLS -------------------- */ |
| /* 30 28 24 20 15 9 4 |
| sf 10 1101 0110 00000 00010 0 n d CLZ Rd, Rn |
| sf 10 1101 0110 00000 00010 1 n d CLS Rd, Rn |
| */ |
| if (INSN(30,21) == BITS10(1,0,1,1,0,1,0,1,1,0) |
| && INSN(20,11) == BITS10(0,0,0,0,0,0,0,0,1,0)) { |
| Bool is64 = INSN(31,31) == 1; |
| Bool isCLS = INSN(10,10) == 1; |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IRTemp src = newTemp(Ity_I64); |
| IRTemp dst = newTemp(Ity_I64); |
| if (!isCLS) { // CLS not yet supported |
| if (is64) { |
| assign(src, getIReg64orZR(nn)); |
| assign(dst, IRExpr_ITE(binop(Iop_CmpEQ64, mkexpr(src), mkU64(0)), |
| mkU64(64), |
| unop(Iop_Clz64, mkexpr(src)))); |
| putIReg64orZR(dd, mkexpr(dst)); |
| } else { |
| assign(src, binop(Iop_Shl64, |
| unop(Iop_32Uto64, getIReg32orZR(nn)), mkU8(32))); |
| assign(dst, IRExpr_ITE(binop(Iop_CmpEQ64, mkexpr(src), mkU64(0)), |
| mkU64(32), |
| unop(Iop_Clz64, mkexpr(src)))); |
| putIReg32orZR(dd, unop(Iop_64to32, mkexpr(dst))); |
| } |
| DIP("cl%c %s, %s\n", |
| isCLS ? 's' : 'z', nameIRegOrZR(is64, dd), nameIRegOrZR(is64, nn)); |
| return True; |
| } |
| } |
| |
| /* -------------------- LSLV/LSRV/ASRV -------------------- */ |
| /* 30 28 20 15 11 9 4 |
| sf 00 1101 0110 m 0010 00 n d LSLV Rd,Rn,Rm |
| sf 00 1101 0110 m 0010 01 n d LSRV Rd,Rn,Rm |
| sf 00 1101 0110 m 0010 10 n d ASRV Rd,Rn,Rm |
| */ |
| if (INSN(30,21) == BITS10(0,0,1,1,0,1,0,1,1,0) |
| && INSN(15,12) == BITS4(0,0,1,0) && INSN(11,10) < BITS2(1,1)) { |
| Bool is64 = INSN(31,31) == 1; |
| UInt mm = INSN(20,16); |
| UInt op = INSN(11,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IRType ty = is64 ? Ity_I64 : Ity_I32; |
| IRTemp srcL = newTemp(ty); |
| IRTemp srcR = newTemp(Ity_I8); |
| IRTemp res = newTemp(ty); |
| IROp iop = Iop_INVALID; |
| assign(srcL, getIRegOrZR(is64, nn)); |
| assign(srcR, |
| unop(Iop_64to8, |
| binop(Iop_And64, |
| getIReg64orZR(mm), mkU64(is64 ? 63 : 31)))); |
| switch (op) { |
| case BITS2(0,0): iop = mkSHL(ty); break; |
| case BITS2(0,1): iop = mkSHR(ty); break; |
| case BITS2(1,0): iop = mkSAR(ty); break; |
| default: vassert(0); |
| } |
| assign(res, binop(iop, mkexpr(srcL), mkexpr(srcR))); |
| putIRegOrZR(is64, dd, mkexpr(res)); |
| vassert(op < 3); |
| const HChar* names[3] = { "lslv", "lsrv", "asrv" }; |
| DIP("%s %s, %s, %s\n", |
| names[op], nameIRegOrZR(is64,dd), |
| nameIRegOrZR(is64,nn), nameIRegOrZR(is64,mm)); |
| return True; |
| } |
| |
| /* -------------------- SDIV/UDIV -------------------- */ |
| /* 30 28 20 15 10 9 4 |
| sf 00 1101 0110 m 00001 1 n d SDIV Rd,Rn,Rm |
| sf 00 1101 0110 m 00001 0 n d UDIV Rd,Rn,Rm |
| */ |
| if (INSN(30,21) == BITS10(0,0,1,1,0,1,0,1,1,0) |
| && INSN(15,11) == BITS5(0,0,0,0,1)) { |
| Bool is64 = INSN(31,31) == 1; |
| UInt mm = INSN(20,16); |
| Bool isS = INSN(10,10) == 1; |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| if (isS) { |
| putIRegOrZR(is64, dd, binop(is64 ? Iop_DivS64 : Iop_DivS32, |
| getIRegOrZR(is64, nn), |
| getIRegOrZR(is64, mm))); |
| } else { |
| putIRegOrZR(is64, dd, binop(is64 ? Iop_DivU64 : Iop_DivU32, |
| getIRegOrZR(is64, nn), |
| getIRegOrZR(is64, mm))); |
| } |
| DIP("%cdiv %s, %s, %s\n", isS ? 's' : 'u', |
| nameIRegOrZR(is64, dd), |
| nameIRegOrZR(is64, nn), nameIRegOrZR(is64, mm)); |
| return True; |
| } |
| |
| /* ------------------ {S,U}M{ADD,SUB}L ------------------ */ |
| /* 31 23 20 15 14 9 4 |
| 1001 1011 101 m 0 a n d UMADDL Xd,Wn,Wm,Xa |
| 1001 1011 001 m 0 a n d SMADDL Xd,Wn,Wm,Xa |
| 1001 1011 101 m 1 a n d UMSUBL Xd,Wn,Wm,Xa |
| 1001 1011 001 m 1 a n d SMSUBL Xd,Wn,Wm,Xa |
| with operation |
| Xd = Xa +/- (Wn *u/s Wm) |
| */ |
| if (INSN(31,24) == BITS8(1,0,0,1,1,0,1,1) && INSN(22,21) == BITS2(0,1)) { |
| Bool isU = INSN(23,23) == 1; |
| UInt mm = INSN(20,16); |
| Bool isAdd = INSN(15,15) == 0; |
| UInt aa = INSN(14,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IRTemp wN = newTemp(Ity_I32); |
| IRTemp wM = newTemp(Ity_I32); |
| IRTemp xA = newTemp(Ity_I64); |
| IRTemp muld = newTemp(Ity_I64); |
| IRTemp res = newTemp(Ity_I64); |
| assign(wN, getIReg32orZR(nn)); |
| assign(wM, getIReg32orZR(mm)); |
| assign(xA, getIReg64orZR(aa)); |
| assign(muld, binop(isU ? Iop_MullU32 : Iop_MullS32, |
| mkexpr(wN), mkexpr(wM))); |
| assign(res, binop(isAdd ? Iop_Add64 : Iop_Sub64, |
| mkexpr(xA), mkexpr(muld))); |
| putIReg64orZR(dd, mkexpr(res)); |
| DIP("%cm%sl %s, %s, %s, %s\n", isU ? 'u' : 's', isAdd ? "add" : "sub", |
| nameIReg64orZR(dd), nameIReg32orZR(nn), |
| nameIReg32orZR(mm), nameIReg64orZR(aa)); |
| return True; |
| } |
| vex_printf("ARM64 front end: data_processing_register\n"); |
| return False; |
| # undef INSN |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Load and Store instructions ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* Generate the EA for a "reg + reg" style amode. This is done from |
| parts of the insn, but for sanity checking sake it takes the whole |
| insn. This appears to depend on insn[15:12], with opt=insn[15:13] |
| and S=insn[12]: |
| |
| The possible forms, along with their opt:S values, are: |
| 011:0 Xn|SP + Xm |
| 111:0 Xn|SP + Xm |
| 011:1 Xn|SP + Xm * transfer_szB |
| 111:1 Xn|SP + Xm * transfer_szB |
| 010:0 Xn|SP + 32Uto64(Wm) |
| 010:1 Xn|SP + 32Uto64(Wm) * transfer_szB |
| 110:0 Xn|SP + 32Sto64(Wm) |
| 110:1 Xn|SP + 32Sto64(Wm) * transfer_szB |
| |
| Rm is insn[20:16]. Rn is insn[9:5]. Rt is insn[4:0]. Log2 of |
| the transfer size is insn[23,31,30]. For integer loads/stores, |
| insn[23] is zero, hence szLg2 can be at most 3 in such cases. |
| |
| If the decoding fails, it returns IRTemp_INVALID. |
| |
| isInt is True iff this is decoding is for transfers to/from integer |
| registers. If False it is for transfers to/from vector registers. |
| */ |
| static IRTemp gen_indexed_EA ( /*OUT*/HChar* buf, UInt insn, Bool isInt ) |
| { |
| UInt optS = SLICE_UInt(insn, 15, 12); |
| UInt mm = SLICE_UInt(insn, 20, 16); |
| UInt nn = SLICE_UInt(insn, 9, 5); |
| UInt szLg2 = (isInt ? 0 : (SLICE_UInt(insn, 23, 23) << 2)) |
| | SLICE_UInt(insn, 31, 30); // Log2 of the size |
| |
| buf[0] = 0; |
| |
| /* Sanity checks, that this really is a load/store insn. */ |
| if (SLICE_UInt(insn, 11, 10) != BITS2(1,0)) |
| goto fail; |
| |
| if (isInt |
| && SLICE_UInt(insn, 29, 21) != BITS9(1,1,1,0,0,0,0,1,1)/*LDR*/ |
| && SLICE_UInt(insn, 29, 21) != BITS9(1,1,1,0,0,0,0,0,1)/*STR*/ |
| && SLICE_UInt(insn, 29, 21) != BITS9(1,1,1,0,0,0,1,0,1)/*LDRSbhw Xt*/ |
| && SLICE_UInt(insn, 29, 21) != BITS9(1,1,1,0,0,0,1,1,1))/*LDRSbhw Wt*/ |
| goto fail; |
| |
| if (!isInt |
| && SLICE_UInt(insn, 29, 24) != BITS6(1,1,1,1,0,0)) /*LDR/STR*/ |
| goto fail; |
| |
| /* Throw out non-verified but possibly valid cases. */ |
| switch (szLg2) { |
| case BITS3(0,0,0): break; // 8 bit, valid for both int and vec |
| case BITS3(0,0,1): break; // 16 bit, valid for both int and vec |
| case BITS3(0,1,0): break; // 32 bit, valid for both int and vec |
| case BITS3(0,1,1): break; // 64 bit, valid for both int and vec |
| case BITS3(1,0,0): // can only ever be valid for the vector case |
| if (isInt) goto fail; else goto fail; |
| case BITS3(1,0,1): // these sizes are never valid |
| case BITS3(1,1,0): |
| case BITS3(1,1,1): goto fail; |
| |
| default: vassert(0); |
| } |
| |
| IRExpr* rhs = NULL; |
| switch (optS) { |
| case BITS4(1,1,1,0): goto fail; //ATC |
| case BITS4(0,1,1,0): |
| rhs = getIReg64orZR(mm); |
| vex_sprintf(buf, "[%s, %s]", |
| nameIReg64orZR(nn), nameIReg64orZR(mm)); |
| break; |
| case BITS4(1,1,1,1): goto fail; //ATC |
| case BITS4(0,1,1,1): |
| rhs = binop(Iop_Shl64, getIReg64orZR(mm), mkU8(szLg2)); |
| vex_sprintf(buf, "[%s, %s lsl %u]", |
| nameIReg64orZR(nn), nameIReg64orZR(mm), szLg2); |
| break; |
| case BITS4(0,1,0,0): |
| rhs = unop(Iop_32Uto64, getIReg32orZR(mm)); |
| vex_sprintf(buf, "[%s, %s uxtx]", |
| nameIReg64orZR(nn), nameIReg32orZR(mm)); |
| break; |
| case BITS4(0,1,0,1): |
| rhs = binop(Iop_Shl64, |
| unop(Iop_32Uto64, getIReg32orZR(mm)), mkU8(szLg2)); |
| vex_sprintf(buf, "[%s, %s uxtx, lsl %u]", |
| nameIReg64orZR(nn), nameIReg32orZR(mm), szLg2); |
| break; |
| case BITS4(1,1,0,0): |
| rhs = unop(Iop_32Sto64, getIReg32orZR(mm)); |
| vex_sprintf(buf, "[%s, %s sxtx]", |
| nameIReg64orZR(nn), nameIReg32orZR(mm)); |
| break; |
| case BITS4(1,1,0,1): |
| rhs = binop(Iop_Shl64, |
| unop(Iop_32Sto64, getIReg32orZR(mm)), mkU8(szLg2)); |
| vex_sprintf(buf, "[%s, %s sxtx, lsl %u]", |
| nameIReg64orZR(nn), nameIReg32orZR(mm), szLg2); |
| break; |
| default: |
| /* The rest appear to be genuinely invalid */ |
| goto fail; |
| } |
| |
| vassert(rhs); |
| IRTemp res = newTemp(Ity_I64); |
| assign(res, binop(Iop_Add64, getIReg64orSP(nn), rhs)); |
| return res; |
| |
| fail: |
| vex_printf("gen_indexed_EA: unhandled case optS == 0x%x\n", optS); |
| return IRTemp_INVALID; |
| } |
| |
| |
| /* Generate an 8/16/32/64 bit integer store to ADDR for the lowest |
| bits of DATAE :: Ity_I64. */ |
| static void gen_narrowing_store ( UInt szB, IRTemp addr, IRExpr* dataE ) |
| { |
| IRExpr* addrE = mkexpr(addr); |
| switch (szB) { |
| case 8: |
| storeLE(addrE, dataE); |
| break; |
| case 4: |
| storeLE(addrE, unop(Iop_64to32, dataE)); |
| break; |
| case 2: |
| storeLE(addrE, unop(Iop_64to16, dataE)); |
| break; |
| case 1: |
| storeLE(addrE, unop(Iop_64to8, dataE)); |
| break; |
| default: |
| vassert(0); |
| } |
| } |
| |
| |
| /* Generate an 8/16/32/64 bit unsigned widening load from ADDR, |
| placing the result in an Ity_I64 temporary. */ |
| static IRTemp gen_zwidening_load ( UInt szB, IRTemp addr ) |
| { |
| IRTemp res = newTemp(Ity_I64); |
| IRExpr* addrE = mkexpr(addr); |
| switch (szB) { |
| case 8: |
| assign(res, loadLE(Ity_I64,addrE)); |
| break; |
| case 4: |
| assign(res, unop(Iop_32Uto64, loadLE(Ity_I32,addrE))); |
| break; |
| case 2: |
| assign(res, unop(Iop_16Uto64, loadLE(Ity_I16,addrE))); |
| break; |
| case 1: |
| assign(res, unop(Iop_8Uto64, loadLE(Ity_I8,addrE))); |
| break; |
| default: |
| vassert(0); |
| } |
| return res; |
| } |
| |
| |
| static |
| Bool dis_ARM64_load_store(/*MB_OUT*/DisResult* dres, UInt insn) |
| { |
| # define INSN(_bMax,_bMin) SLICE_UInt(insn, (_bMax), (_bMin)) |
| |
| /* ------------ LDR,STR (immediate, uimm12) ----------- */ |
| /* uimm12 is scaled by the transfer size |
| |
| 31 29 26 21 9 4 |
| | | | | | | |
| 11 111 00100 imm12 nn tt STR Xt, [Xn|SP, #imm12 * 8] |
| 11 111 00101 imm12 nn tt LDR Xt, [Xn|SP, #imm12 * 8] |
| |
| 10 111 00100 imm12 nn tt STR Wt, [Xn|SP, #imm12 * 4] |
| 10 111 00101 imm12 nn tt LDR Wt, [Xn|SP, #imm12 * 4] |
| |
| 01 111 00100 imm12 nn tt STRH Wt, [Xn|SP, #imm12 * 2] |
| 01 111 00101 imm12 nn tt LDRH Wt, [Xn|SP, #imm12 * 2] |
| |
| 00 111 00100 imm12 nn tt STRB Wt, [Xn|SP, #imm12 * 1] |
| 00 111 00101 imm12 nn tt LDRB Wt, [Xn|SP, #imm12 * 1] |
| */ |
| if (INSN(29,23) == BITS7(1,1,1,0,0,1,0)) { |
| UInt szLg2 = INSN(31,30); |
| UInt szB = 1 << szLg2; |
| Bool isLD = INSN(22,22) == 1; |
| UInt offs = INSN(21,10) * szB; |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| IRTemp ta = newTemp(Ity_I64); |
| assign(ta, binop(Iop_Add64, getIReg64orSP(nn), mkU64(offs))); |
| if (nn == 31) { /* FIXME generate stack alignment check */ } |
| vassert(szLg2 < 4); |
| if (isLD) { |
| putIReg64orZR(tt, mkexpr(gen_zwidening_load(szB, ta))); |
| } else { |
| gen_narrowing_store(szB, ta, getIReg64orZR(tt)); |
| } |
| const HChar* ld_name[4] = { "ldrb", "ldrh", "ldr", "ldr" }; |
| const HChar* st_name[4] = { "strb", "strh", "str", "str" }; |
| DIP("%s %s, [%s, #%u]\n", |
| (isLD ? ld_name : st_name)[szLg2], nameIRegOrZR(szB == 8, tt), |
| nameIReg64orSP(nn), offs); |
| return True; |
| } |
| |
| /* ------------ LDUR,STUR (immediate, simm9) ----------- */ |
| /* |
| 31 29 26 20 11 9 4 |
| | | | | | | | |
| (at-Rn-then-Rn=EA) | | | |
| sz 111 00000 0 imm9 01 Rn Rt STR Rt, [Xn|SP], #simm9 |
| sz 111 00001 0 imm9 01 Rn Rt LDR Rt, [Xn|SP], #simm9 |
| |
| (at-EA-then-Rn=EA) |
| sz 111 00000 0 imm9 11 Rn Rt STR Rt, [Xn|SP, #simm9]! |
| sz 111 00001 0 imm9 11 Rn Rt LDR Rt, [Xn|SP, #simm9]! |
| |
| (at-EA) |
| sz 111 00000 0 imm9 00 Rn Rt STR Rt, [Xn|SP, #simm9] |
| sz 111 00001 0 imm9 00 Rn Rt LDR Rt, [Xn|SP, #simm9] |
| |
| simm9 is unscaled. |
| |
| The case 'wback && Rn == Rt && Rt != 31' is disallowed. In the |
| load case this is because would create two competing values for |
| Rt. In the store case the reason is unclear, but the spec |
| disallows it anyway. |
| |
| Stores are narrowing, loads are unsigned widening. sz encodes |
| the transfer size in the normal way: 00=1, 01=2, 10=4, 11=8. |
| */ |
| if ((INSN(29,21) & BITS9(1,1,1, 1,1,1,1,0, 1)) |
| == BITS9(1,1,1, 0,0,0,0,0, 0)) { |
| UInt szLg2 = INSN(31,30); |
| UInt szB = 1 << szLg2; |
| Bool isLoad = INSN(22,22) == 1; |
| UInt imm9 = INSN(20,12); |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| Bool wBack = INSN(10,10) == 1; |
| UInt how = INSN(11,10); |
| if (how == BITS2(1,0) || (wBack && nn == tt && tt != 31)) { |
| /* undecodable; fall through */ |
| } else { |
| if (nn == 31) { /* FIXME generate stack alignment check */ } |
| |
| // Compute the transfer address TA and the writeback address WA. |
| IRTemp tRN = newTemp(Ity_I64); |
| assign(tRN, getIReg64orSP(nn)); |
| IRTemp tEA = newTemp(Ity_I64); |
| Long simm9 = (Long)sx_to_64(imm9, 9); |
| assign(tEA, binop(Iop_Add64, mkexpr(tRN), mkU64(simm9))); |
| |
| IRTemp tTA = newTemp(Ity_I64); |
| IRTemp tWA = newTemp(Ity_I64); |
| switch (how) { |
| case BITS2(0,1): |
| assign(tTA, mkexpr(tRN)); assign(tWA, mkexpr(tEA)); break; |
| case BITS2(1,1): |
| assign(tTA, mkexpr(tEA)); assign(tWA, mkexpr(tEA)); break; |
| case BITS2(0,0): |
| assign(tTA, mkexpr(tEA)); /* tWA is unused */ break; |
| default: |
| vassert(0); /* NOTREACHED */ |
| } |
| |
| if (isLoad) { |
| putIReg64orZR(tt, mkexpr(gen_zwidening_load(szB, tTA))); |
| } else { |
| gen_narrowing_store(szB, tTA, getIReg64orZR(tt)); |
| } |
| |
| if (wBack) |
| putIReg64orSP(nn, mkexpr(tEA)); |
| |
| const HChar* ld_name[4] = { "ldurb", "ldurh", "ldur", "ldur" }; |
| const HChar* st_name[4] = { "sturb", "sturh", "stur", "stur" }; |
| const HChar* fmt_str = NULL; |
| switch (how) { |
| case BITS2(0,1): |
| fmt_str = "%s %s, [%s], #%lld (at-Rn-then-Rn=EA)\n"; |
| break; |
| case BITS2(1,1): |
| fmt_str = "%s %s, [%s, #%lld]! (at-EA-then-Rn=EA)\n"; |
| break; |
| case BITS2(0,0): |
| fmt_str = "%s %s, [%s, #%lld] (at-Rn)\n"; |
| break; |
| default: |
| vassert(0); |
| } |
| DIP(fmt_str, (isLoad ? ld_name : st_name)[szLg2], |
| nameIRegOrZR(szB == 8, tt), |
| nameIReg64orSP(nn), simm9); |
| return True; |
| } |
| } |
| |
| /* -------- LDP,STP (immediate, simm7) (INT REGS) -------- */ |
| /* L==1 => mm==LD |
| L==0 => mm==ST |
| x==0 => 32 bit transfers, and zero extended loads |
| x==1 => 64 bit transfers |
| simm7 is scaled by the (single-register) transfer size |
| |
| (at-Rn-then-Rn=EA) |
| x0 101 0001 L imm7 Rt2 Rn Rt1 mmP Rt1,Rt2, [Xn|SP], #imm |
| |
| (at-EA-then-Rn=EA) |
| x0 101 0011 L imm7 Rt2 Rn Rt1 mmP Rt1,Rt2, [Xn|SP, #imm]! |
| |
| (at-EA) |
| x0 101 0010 L imm7 Rt2 Rn Rt1 mmP Rt1,Rt2, [Xn|SP, #imm] |
| */ |
| |
| UInt insn_30_23 = INSN(30,23); |
| if (insn_30_23 == BITS8(0,1,0,1,0,0,0,1) |
| || insn_30_23 == BITS8(0,1,0,1,0,0,1,1) |
| || insn_30_23 == BITS8(0,1,0,1,0,0,1,0)) { |
| UInt bL = INSN(22,22); |
| UInt bX = INSN(31,31); |
| UInt bWBack = INSN(23,23); |
| UInt rT1 = INSN(4,0); |
| UInt rN = INSN(9,5); |
| UInt rT2 = INSN(14,10); |
| Long simm7 = (Long)sx_to_64(INSN(21,15), 7); |
| if ((bWBack && (rT1 == rN || rT2 == rN) && rN != 31) |
| || (bL && rT1 == rT2)) { |
| /* undecodable; fall through */ |
| } else { |
| if (rN == 31) { /* FIXME generate stack alignment check */ } |
| |
| // Compute the transfer address TA and the writeback address WA. |
| IRTemp tRN = newTemp(Ity_I64); |
| assign(tRN, getIReg64orSP(rN)); |
| IRTemp tEA = newTemp(Ity_I64); |
| simm7 = (bX ? 8 : 4) * simm7; |
| assign(tEA, binop(Iop_Add64, mkexpr(tRN), mkU64(simm7))); |
| |
| IRTemp tTA = newTemp(Ity_I64); |
| IRTemp tWA = newTemp(Ity_I64); |
| switch (INSN(24,23)) { |
| case BITS2(0,1): |
| assign(tTA, mkexpr(tRN)); assign(tWA, mkexpr(tEA)); break; |
| case BITS2(1,1): |
| assign(tTA, mkexpr(tEA)); assign(tWA, mkexpr(tEA)); break; |
| case BITS2(1,0): |
| assign(tTA, mkexpr(tEA)); /* tWA is unused */ break; |
| default: |
| vassert(0); /* NOTREACHED */ |
| } |
| |
| /* Normally rN would be updated after the transfer. However, in |
| the special case typifed by |
| stp x29, x30, [sp,#-112]! |
| it is necessary to update SP before the transfer, (1) |
| because Memcheck will otherwise complain about a write |
| below the stack pointer, and (2) because the segfault |
| stack extension mechanism will otherwise extend the stack |
| only down to SP before the instruction, which might not be |
| far enough, if the -112 bit takes the actual access |
| address to the next page. |
| */ |
| Bool earlyWBack |
| = bWBack && simm7 < 0 |
| && INSN(24,23) == BITS2(1,1) && rN == 31 && bL == 0; |
| |
| if (bWBack && earlyWBack) |
| putIReg64orSP(rN, mkexpr(tEA)); |
| |
| /**/ if (bL == 1 && bX == 1) { |
| // 64 bit load |
| putIReg64orZR(rT1, loadLE(Ity_I64, |
| binop(Iop_Add64,mkexpr(tTA),mkU64(0)))); |
| putIReg64orZR(rT2, loadLE(Ity_I64, |
| binop(Iop_Add64,mkexpr(tTA),mkU64(8)))); |
| } else if (bL == 1 && bX == 0) { |
| vassert(0); //ATC |
| // 32 bit load |
| putIReg32orZR(rT1, loadLE(Ity_I32, |
| binop(Iop_Add64,mkexpr(tTA),mkU64(0)))); |
| putIReg32orZR(rT2, loadLE(Ity_I32, |
| binop(Iop_Add64,mkexpr(tTA),mkU64(4)))); |
| } else if (bL == 0 && bX == 1) { |
| // 64 bit store |
| storeLE(binop(Iop_Add64,mkexpr(tTA),mkU64(0)), |
| getIReg64orZR(rT1)); |
| storeLE(binop(Iop_Add64,mkexpr(tTA),mkU64(8)), |
| getIReg64orZR(rT2)); |
| } else { |
| vassert(bL == 0 && bX == 0); |
| vassert(0); //ATC |
| // 32 bit store |
| storeLE(binop(Iop_Add64,mkexpr(tTA),mkU64(0)), |
| getIReg32orZR(rT1)); |
| storeLE(binop(Iop_Add64,mkexpr(tTA),mkU64(4)), |
| getIReg32orZR(rT2)); |
| } |
| |
| if (bWBack && !earlyWBack) |
| putIReg64orSP(rN, mkexpr(tEA)); |
| |
| const HChar* fmt_str = NULL; |
| switch (INSN(24,23)) { |
| case BITS2(0,1): |
| fmt_str = "%sp %s, %s, [%s], #%lld (at-Rn-then-Rn=EA)\n"; |
| break; |
| case BITS2(1,1): |
| fmt_str = "%sp %s, %s, [%s, #%lld]! (at-EA-then-Rn=EA)\n"; |
| break; |
| case BITS2(1,0): |
| fmt_str = "%sp %s, %s, [%s, #%lld] (at-Rn)\n"; |
| break; |
| default: |
| vassert(0); |
| } |
| DIP(fmt_str, bL == 0 ? "st" : "ld", |
| nameIRegOrZR(bX == 1, rT1), |
| nameIRegOrZR(bX == 1, rT2), |
| nameIReg64orSP(rN), simm7); |
| return True; |
| } |
| } |
| |
| /* ---------------- LDR (literal, int reg) ---------------- */ |
| /* 31 29 23 4 |
| 00 011 000 imm19 Rt LDR Wt, [PC + sxTo64(imm19 << 2)] |
| 01 011 000 imm19 Rt LDR Xt, [PC + sxTo64(imm19 << 2)] |
| 10 011 000 imm19 Rt LDRSW Xt, [PC + sxTo64(imm19 << 2)] |
| 11 011 000 imm19 Rt prefetch [PC + sxTo64(imm19 << 2)] |
| Just handles the first two cases for now. |
| */ |
| if (INSN(29,24) == BITS6(0,1,1,0,0,0) && INSN(31,31) == 0) { |
| UInt imm19 = INSN(23,5); |
| UInt rT = INSN(4,0); |
| UInt bX = INSN(30,30); |
| ULong ea = guest_PC_curr_instr + sx_to_64(imm19 << 2, 21); |
| if (bX) { |
| putIReg64orZR(rT, loadLE(Ity_I64, mkU64(ea))); |
| } else { |
| putIReg32orZR(rT, loadLE(Ity_I32, mkU64(ea))); |
| } |
| DIP("ldr %s, 0x%llx (literal)\n", nameIRegOrZR(bX == 1, rT), ea); |
| return True; |
| } |
| |
| /* -------------- {LD,ST}R (integer register) --------------- */ |
| /* 31 29 20 15 12 11 9 4 |
| | | | | | | | | |
| 11 111000011 Rm option S 10 Rn Rt LDR Xt, [Xn|SP, R<m>{ext/sh}] |
| 10 111000011 Rm option S 10 Rn Rt LDR Wt, [Xn|SP, R<m>{ext/sh}] |
| 01 111000011 Rm option S 10 Rn Rt LDRH Wt, [Xn|SP, R<m>{ext/sh}] |
| 00 111000011 Rm option S 10 Rn Rt LDRB Wt, [Xn|SP, R<m>{ext/sh}] |
| |
| 11 111000001 Rm option S 10 Rn Rt STR Xt, [Xn|SP, R<m>{ext/sh}] |
| 10 111000001 Rm option S 10 Rn Rt STR Wt, [Xn|SP, R<m>{ext/sh}] |
| 01 111000001 Rm option S 10 Rn Rt STRH Wt, [Xn|SP, R<m>{ext/sh}] |
| 00 111000001 Rm option S 10 Rn Rt STRB Wt, [Xn|SP, R<m>{ext/sh}] |
| */ |
| if (INSN(29,23) == BITS7(1,1,1,0,0,0,0) |
| && INSN(21,21) == 1 && INSN(11,10) == BITS2(1,0)) { |
| HChar dis_buf[64]; |
| UInt szLg2 = INSN(31,30); |
| Bool isLD = INSN(22,22) == 1; |
| UInt tt = INSN(4,0); |
| IRTemp ea = gen_indexed_EA(dis_buf, insn, True/*to/from int regs*/); |
| if (ea != IRTemp_INVALID) { |
| switch (szLg2) { |
| case 3: /* 64 bit */ |
| if (isLD) { |
| putIReg64orZR(tt, loadLE(Ity_I64, mkexpr(ea))); |
| DIP("ldr %s, %s\n", nameIReg64orZR(tt), dis_buf); |
| } else { |
| storeLE(mkexpr(ea), getIReg64orZR(tt)); |
| DIP("str %s, %s\n", nameIReg64orZR(tt), dis_buf); |
| } |
| break; |
| case 2: /* 32 bit */ |
| if (isLD) { |
| putIReg32orZR(tt, loadLE(Ity_I32, mkexpr(ea))); |
| DIP("ldr %s, %s\n", nameIReg32orZR(tt), dis_buf); |
| } else { |
| storeLE(mkexpr(ea), getIReg32orZR(tt)); |
| DIP("str %s, %s\n", nameIReg32orZR(tt), dis_buf); |
| } |
| break; |
| case 1: /* 16 bit */ |
| if (isLD) { |
| putIReg64orZR(tt, unop(Iop_16Uto64, |
| loadLE(Ity_I16, mkexpr(ea)))); |
| DIP("ldruh %s, %s\n", nameIReg32orZR(tt), dis_buf); |
| } else { |
| storeLE(mkexpr(ea), unop(Iop_64to16, getIReg64orZR(tt))); |
| DIP("strh %s, %s\n", nameIReg32orZR(tt), dis_buf); |
| } |
| break; |
| case 0: /* 8 bit */ |
| if (isLD) { |
| putIReg64orZR(tt, unop(Iop_8Uto64, |
| loadLE(Ity_I8, mkexpr(ea)))); |
| DIP("ldrub %s, %s\n", nameIReg32orZR(tt), dis_buf); |
| } else { |
| storeLE(mkexpr(ea), unop(Iop_64to8, getIReg64orZR(tt))); |
| DIP("strb %s, %s\n", nameIReg32orZR(tt), dis_buf); |
| } |
| break; |
| default: |
| vassert(0); |
| } |
| return True; |
| } |
| } |
| |
| /* -------------- LDRS{B,H,W} (uimm12) -------------- */ |
| /* 31 29 26 23 21 9 4 |
| 10 111 001 10 imm12 n t LDRSW Xt, [Xn|SP, #pimm12 * 4] |
| 01 111 001 1x imm12 n t LDRSH Rt, [Xn|SP, #pimm12 * 2] |
| 00 111 001 1x imm12 n t LDRSB Rt, [Xn|SP, #pimm12 * 1] |
| where |
| Rt is Wt when x==1, Xt when x==0 |
| */ |
| if (INSN(29,23) == BITS7(1,1,1,0,0,1,1)) { |
| /* Further checks on bits 31:30 and 22 */ |
| Bool valid = False; |
| switch ((INSN(31,30) << 1) | INSN(22,22)) { |
| case BITS3(1,0,0): |
| case BITS3(0,1,0): case BITS3(0,1,1): |
| case BITS3(0,0,0): case BITS3(0,0,1): |
| valid = True; |
| break; |
| } |
| if (valid) { |
| UInt szLg2 = INSN(31,30); |
| UInt bitX = INSN(22,22); |
| UInt imm12 = INSN(21,10); |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| UInt szB = 1 << szLg2; |
| IRExpr* ea = binop(Iop_Add64, |
| getIReg64orSP(nn), mkU64(imm12 * szB)); |
| switch (szB) { |
| case 4: |
| vassert(bitX == 0); |
| putIReg64orZR(tt, unop(Iop_32Sto64, loadLE(Ity_I32, ea))); |
| DIP("ldrsw %s, [%s, #%u]\n", nameIReg64orZR(tt), |
| nameIReg64orSP(nn), imm12 * szB); |
| break; |
| case 2: |
| if (bitX == 1) { |
| putIReg32orZR(tt, unop(Iop_16Sto32, loadLE(Ity_I16, ea))); |
| } else { |
| putIReg64orZR(tt, unop(Iop_16Sto64, loadLE(Ity_I16, ea))); |
| } |
| DIP("ldrsh %s, [%s, #%u]\n", |
| nameIRegOrZR(bitX == 0, tt), |
| nameIReg64orSP(nn), imm12 * szB); |
| break; |
| case 1: |
| if (bitX == 1) { |
| putIReg32orZR(tt, unop(Iop_8Sto32, loadLE(Ity_I8, ea))); |
| } else { |
| putIReg64orZR(tt, unop(Iop_8Sto64, loadLE(Ity_I8, ea))); |
| } |
| DIP("ldrsb %s, [%s, #%u]\n", |
| nameIRegOrZR(bitX == 0, tt), |
| nameIReg64orSP(nn), imm12 * szB); |
| break; |
| default: |
| vassert(0); |
| } |
| return True; |
| } |
| /* else fall through */ |
| } |
| |
| /* -------------- LDRS{B,H,W} (simm9, upd) -------------- */ |
| /* (at-Rn-then-Rn=EA) |
| 31 29 23 21 20 11 9 4 |
| 00 111 000 1x 0 imm9 01 n t LDRSB Rt, [Xn|SP], #simm9 |
| 01 111 000 1x 0 imm9 01 n t LDRSH Rt, [Xn|SP], #simm9 |
| 10 111 000 10 0 imm9 01 n t LDRSW Xt, [Xn|SP], #simm9 |
| |
| (at-EA-then-Rn=EA) |
| 00 111 000 1x 0 imm9 11 n t LDRSB Rt, [Xn|SP, #simm9]! |
| 01 111 000 1x 0 imm9 11 n t LDRSH Rt, [Xn|SP, #simm9]! |
| 10 111 000 10 0 imm9 11 n t LDRSW Xt, [Xn|SP, #simm9]! |
| where |
| Rt is Wt when x==1, Xt when x==0 |
| transfer-at-Rn when [11]==0, at EA when [11]==1 |
| */ |
| if (INSN(29,23) == BITS7(1,1,1,0,0,0,1) |
| && INSN(21,21) == 0 && INSN(10,10) == 1) { |
| /* Further checks on bits 31:30 and 22 */ |
| Bool valid = False; |
| switch ((INSN(31,30) << 1) | INSN(22,22)) { |
| case BITS3(1,0,0): // LDRSW Xt |
| case BITS3(0,1,0): case BITS3(0,1,1): // LDRSH Xt, Wt |
| case BITS3(0,0,0): case BITS3(0,0,1): // LDRSB Xt, Wt |
| valid = True; |
| break; |
| } |
| if (valid) { |
| UInt szLg2 = INSN(31,30); |
| UInt imm9 = INSN(20,12); |
| Bool atRN = INSN(11,11) == 0; |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| IRTemp tRN = newTemp(Ity_I64); |
| IRTemp tEA = newTemp(Ity_I64); |
| IRTemp tTA = IRTemp_INVALID; |
| ULong simm9 = sx_to_64(imm9, 9); |
| Bool is64 = INSN(22,22) == 0; |
| assign(tRN, getIReg64orSP(nn)); |
| assign(tEA, binop(Iop_Add64, mkexpr(tRN), mkU64(simm9))); |
| tTA = atRN ? tRN : tEA; |
| HChar ch = '?'; |
| /* There are 5 cases: |
| byte load, SX to 64 |
| byte load, SX to 32, ZX to 64 |
| halfword load, SX to 64 |
| halfword load, SX to 32, ZX to 64 |
| word load, SX to 64 |
| The ifs below handle them in the listed order. |
| */ |
| if (szLg2 == 0) { |
| ch = 'b'; |
| if (is64) { |
| putIReg64orZR(tt, unop(Iop_8Sto64, |
| loadLE(Ity_I8, mkexpr(tTA)))); |
| } else { |
| putIReg32orZR(tt, unop(Iop_8Sto32, |
| loadLE(Ity_I8, mkexpr(tTA)))); |
| } |
| } |
| else if (szLg2 == 1) { |
| ch = 'h'; |
| if (is64) { |
| putIReg64orZR(tt, unop(Iop_16Sto64, |
| loadLE(Ity_I16, mkexpr(tTA)))); |
| } else { |
| putIReg32orZR(tt, unop(Iop_16Sto32, |
| loadLE(Ity_I16, mkexpr(tTA)))); |
| } |
| } |
| else if (szLg2 == 2 && is64) { |
| ch = 'w'; |
| putIReg64orZR(tt, unop(Iop_32Sto64, |
| loadLE(Ity_I32, mkexpr(tTA)))); |
| } |
| else { |
| vassert(0); |
| } |
| putIReg64orSP(nn, mkexpr(tEA)); |
| DIP(atRN ? "ldrs%c %s, [%s], #%lld\n" : "ldrs%c %s, [%s, #%lld]!", |
| ch, nameIRegOrZR(is64, tt), nameIReg64orSP(nn), simm9); |
| return True; |
| } |
| /* else fall through */ |
| } |
| |
| /* -------------- LDRS{B,H,W} (simm9, noUpd) -------------- */ |
| /* 31 29 23 21 20 11 9 4 |
| 00 111 000 1x 0 imm9 00 n t LDURSB Rt, [Xn|SP, #simm9] |
| 01 111 000 1x 0 imm9 00 n t LDURSH Rt, [Xn|SP, #simm9] |
| 10 111 000 10 0 imm9 00 n t LDURSW Xt, [Xn|SP, #simm9] |
| where |
| Rt is Wt when x==1, Xt when x==0 |
| */ |
| if (INSN(29,23) == BITS7(1,1,1,0,0,0,1) |
| && INSN(21,21) == 0 && INSN(11,10) == BITS2(0,0)) { |
| /* Further checks on bits 31:30 and 22 */ |
| Bool valid = False; |
| switch ((INSN(31,30) << 1) | INSN(22,22)) { |
| case BITS3(1,0,0): // LDURSW Xt |
| case BITS3(0,1,0): case BITS3(0,1,1): // LDURSH Xt, Wt |
| case BITS3(0,0,0): case BITS3(0,0,1): // LDURSB Xt, Wt |
| valid = True; |
| break; |
| } |
| if (valid) { |
| UInt szLg2 = INSN(31,30); |
| UInt imm9 = INSN(20,12); |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| IRTemp tRN = newTemp(Ity_I64); |
| IRTemp tEA = newTemp(Ity_I64); |
| ULong simm9 = sx_to_64(imm9, 9); |
| Bool is64 = INSN(22,22) == 0; |
| assign(tRN, getIReg64orSP(nn)); |
| assign(tEA, binop(Iop_Add64, mkexpr(tRN), mkU64(simm9))); |
| HChar ch = '?'; |
| /* There are 5 cases: |
| byte load, SX to 64 |
| byte load, SX to 32, ZX to 64 |
| halfword load, SX to 64 |
| halfword load, SX to 32, ZX to 64 |
| word load, SX to 64 |
| The ifs below handle them in the listed order. |
| */ |
| if (szLg2 == 0) { |
| ch = 'b'; |
| if (is64) { |
| putIReg64orZR(tt, unop(Iop_8Sto64, |
| loadLE(Ity_I8, mkexpr(tEA)))); |
| } else { |
| putIReg32orZR(tt, unop(Iop_8Sto32, |
| loadLE(Ity_I8, mkexpr(tEA)))); |
| } |
| } |
| else if (szLg2 == 1) { |
| ch = 'h'; |
| if (is64) { |
| putIReg64orZR(tt, unop(Iop_16Sto64, |
| loadLE(Ity_I16, mkexpr(tEA)))); |
| } else { |
| putIReg32orZR(tt, unop(Iop_16Sto32, |
| loadLE(Ity_I16, mkexpr(tEA)))); |
| } |
| } |
| else if (szLg2 == 2 && is64) { |
| ch = 'w'; |
| putIReg64orZR(tt, unop(Iop_32Sto64, |
| loadLE(Ity_I32, mkexpr(tEA)))); |
| } |
| else { |
| vassert(0); |
| } |
| DIP("ldurs%c %s, [%s, #%lld]", |
| ch, nameIRegOrZR(is64, tt), nameIReg64orSP(nn), simm9); |
| return True; |
| } |
| /* else fall through */ |
| } |
| |
| /* -------- LDP,STP (immediate, simm7) (FP&VEC) -------- */ |
| /* L==1 => mm==LD |
| L==0 => mm==ST |
| sz==00 => 32 bit (S) transfers |
| sz==01 => 64 bit (D) transfers |
| sz==10 => 128 bit (Q) transfers |
| sz==11 isn't allowed |
| simm7 is scaled by the (single-register) transfer size |
| |
| 31 29 22 21 14 9 4 |
| sz 101 1001 L imm7 t2 n t1 mmP SDQt1, SDQt2, [Xn|SP], #imm |
| (at-Rn-then-Rn=EA) |
| |
| sz 101 1011 L imm7 t2 n t1 mmP SDQt1, SDQt2, [Xn|SP, #imm]! |
| (at-EA-then-Rn=EA) |
| |
| sz 101 1010 L imm7 t2 n t1 mmP SDQt1, SDQt2, [Xn|SP, #imm] |
| (at-EA) |
| */ |
| |
| UInt insn_29_23 = INSN(29,23); |
| if (insn_29_23 == BITS7(1,0,1,1,0,0,1) |
| || insn_29_23 == BITS7(1,0,1,1,0,1,1) |
| || insn_29_23 == BITS7(1,0,1,1,0,1,0)) { |
| UInt szSlg2 = INSN(31,30); // log2 of the xfer size in 32-bit units |
| Bool isLD = INSN(22,22) == 1; |
| Bool wBack = INSN(23,23) == 1; |
| Long simm7 = (Long)sx_to_64(INSN(21,15), 7); |
| UInt tt2 = INSN(14,10); |
| UInt nn = INSN(9,5); |
| UInt tt1 = INSN(4,0); |
| if (szSlg2 == BITS2(1,1) || (isLD && tt1 == tt2)) { |
| /* undecodable; fall through */ |
| } else { |
| if (nn == 31) { /* FIXME generate stack alignment check */ } |
| |
| // Compute the transfer address TA and the writeback address WA. |
| UInt szB = 4 << szSlg2; /* szB is the per-register size */ |
| IRTemp tRN = newTemp(Ity_I64); |
| assign(tRN, getIReg64orSP(nn)); |
| IRTemp tEA = newTemp(Ity_I64); |
| simm7 = szB * simm7; |
| assign(tEA, binop(Iop_Add64, mkexpr(tRN), mkU64(simm7))); |
| |
| IRTemp tTA = newTemp(Ity_I64); |
| IRTemp tWA = newTemp(Ity_I64); |
| switch (INSN(24,23)) { |
| case BITS2(0,1): |
| assign(tTA, mkexpr(tRN)); assign(tWA, mkexpr(tEA)); break; |
| case BITS2(1,1): |
| assign(tTA, mkexpr(tEA)); assign(tWA, mkexpr(tEA)); break; |
| case BITS2(1,0): |
| assign(tTA, mkexpr(tEA)); /* tWA is unused */ break; |
| default: |
| vassert(0); /* NOTREACHED */ |
| } |
| |
| IRType ty = Ity_INVALID; |
| switch (szB) { |
| case 4: ty = Ity_F32; break; |
| case 8: ty = Ity_F64; break; |
| case 16: ty = Ity_V128; break; |
| default: vassert(0); |
| } |
| |
| if (isLD) { |
| putQReg(tt1, |
| loadLE(ty, binop(Iop_Add64, mkexpr(tTA), mkU64(0)))); |
| putQReg(tt2, |
| loadLE(ty, binop(Iop_Add64, mkexpr(tTA), mkU64(szB)))); |
| } else { |
| storeLE(binop(Iop_Add64, mkexpr(tTA), mkU64(0)), |
| getQReg(ty, tt1)); |
| storeLE(binop(Iop_Add64, mkexpr(tTA), mkU64(szB)), |
| getQReg(ty, tt2)); |
| } |
| |
| if (wBack) |
| putIReg64orSP(nn, mkexpr(tEA)); |
| |
| const HChar* fmt_str = NULL; |
| switch (INSN(24,23)) { |
| case BITS2(0,1): |
| fmt_str = "%sp %s, %s, [%s], #%lld (at-Rn-then-Rn=EA)\n"; |
| break; |
| case BITS2(1,1): |
| fmt_str = "%sp %s, %s, [%s, #%lld]! (at-EA-then-Rn=EA)\n"; |
| break; |
| case BITS2(1,0): |
| fmt_str = "%sp %s, %s, [%s, #%lld] (at-Rn)\n"; |
| break; |
| default: |
| vassert(0); |
| } |
| DIP(fmt_str, isLD ? "ld" : "st", |
| nameQReg(szB, tt1), nameQReg(szB, tt2), |
| nameIReg64orSP(nn), simm7); |
| return True; |
| } |
| } |
| |
| /* -------------- {LD,ST}R (vector register) --------------- */ |
| /* 31 29 23 20 15 12 11 9 4 |
| | | | | | | | | | |
| 00 111100 011 Rm option S 10 Rn Rt LDR Bt, [Xn|SP, R<m>{ext/sh}] |
| 01 111100 011 Rm option S 10 Rn Rt LDR Ht, [Xn|SP, R<m>{ext/sh}] |
| 10 111100 011 Rm option S 10 Rn Rt LDR St, [Xn|SP, R<m>{ext/sh}] |
| 11 111100 011 Rm option S 10 Rn Rt LDR Dt, [Xn|SP, R<m>{ext/sh}] |
| 00 111100 111 Rm option S 10 Rn Rt LDR Qt, [Xn|SP, R<m>{ext/sh}] |
| |
| 00 111100 001 Rm option S 10 Rn Rt STR Bt, [Xn|SP, R<m>{ext/sh}] |
| 01 111100 001 Rm option S 10 Rn Rt STR Ht, [Xn|SP, R<m>{ext/sh}] |
| 10 111100 001 Rm option S 10 Rn Rt STR St, [Xn|SP, R<m>{ext/sh}] |
| 11 111100 001 Rm option S 10 Rn Rt STR Dt, [Xn|SP, R<m>{ext/sh}] |
| 00 111100 101 Rm option S 10 Rn Rt STR Qt, [Xn|SP, R<m>{ext/sh}] |
| */ |
| if (INSN(29,24) == BITS6(1,1,1,1,0,0) |
| && INSN(21,21) == 1 && INSN(11,10) == BITS2(1,0)) { |
| HChar dis_buf[64]; |
| UInt szLg2 = (INSN(23,23) << 2) | INSN(31,30); |
| Bool isLD = INSN(22,22) == 1; |
| UInt tt = INSN(4,0); |
| if (szLg2 >= 4) goto after_LDR_STR_vector_register; |
| IRTemp ea = gen_indexed_EA(dis_buf, insn, False/*to/from vec regs*/); |
| if (ea == IRTemp_INVALID) goto after_LDR_STR_vector_register; |
| switch (szLg2) { |
| case 0: /* 8 bit */ |
| if (isLD) { |
| putQReg128(tt, mkV128(0x0000)); |
| putQReg(tt, loadLE(Ity_I8, mkexpr(ea))); |
| DIP("ldr %s, %s\n", nameQReg(1, tt), dis_buf); |
| } else { |
| vassert(0); //ATC |
| storeLE(mkexpr(ea), getQReg(Ity_I8, tt)); |
| DIP("str %s, %s\n", nameQReg(1, tt), dis_buf); |
| } |
| break; |
| case 1: |
| if (isLD) { |
| putQReg128(tt, mkV128(0x0000)); |
| putQReg(tt, loadLE(Ity_I16, mkexpr(ea))); |
| DIP("ldr %s, %s\n", nameQReg(2, tt), dis_buf); |
| } else { |
| vassert(0); //ATC |
| storeLE(mkexpr(ea), getQReg(Ity_I16, tt)); |
| DIP("str %s, %s\n", nameQReg(2, tt), dis_buf); |
| } |
| break; |
| case 2: /* 32 bit */ |
| if (isLD) { |
| putQReg128(tt, mkV128(0x0000)); |
| putQReg(tt, loadLE(Ity_I32, mkexpr(ea))); |
| DIP("ldr %s, %s\n", nameQReg(4, tt), dis_buf); |
| } else { |
| storeLE(mkexpr(ea), getQReg(Ity_I32, tt)); |
| DIP("str %s, %s\n", nameQReg(4, tt), dis_buf); |
| } |
| break; |
| case 3: /* 64 bit */ |
| if (isLD) { |
| putQReg128(tt, mkV128(0x0000)); |
| putQReg(tt, loadLE(Ity_I64, mkexpr(ea))); |
| DIP("ldr %s, %s\n", nameQReg(8, tt), dis_buf); |
| } else { |
| storeLE(mkexpr(ea), getQReg(Ity_I64, tt)); |
| DIP("str %s, %s\n", nameQReg(8, tt), dis_buf); |
| } |
| break; |
| case 4: return False; //ATC |
| default: vassert(0); |
| } |
| return True; |
| } |
| after_LDR_STR_vector_register: |
| |
| /* ---------- LDRS{B,H,W} (integer register, SX) ---------- */ |
| /* 31 29 22 20 15 12 11 9 4 |
| | | | | | | | | | |
| 10 1110001 01 Rm opt S 10 Rn Rt LDRSW Xt, [Xn|SP, R<m>{ext/sh}] |
| |
| 01 1110001 01 Rm opt S 10 Rn Rt LDRSH Xt, [Xn|SP, R<m>{ext/sh}] |
| 01 1110001 11 Rm opt S 10 Rn Rt LDRSH Wt, [Xn|SP, R<m>{ext/sh}] |
| |
| 00 1110001 01 Rm opt S 10 Rn Rt LDRSB Xt, [Xn|SP, R<m>{ext/sh}] |
| 00 1110001 11 Rm opt S 10 Rn Rt LDRSB Wt, [Xn|SP, R<m>{ext/sh}] |
| */ |
| if (INSN(29,23) == BITS7(1,1,1,0,0,0,1) |
| && INSN(21,21) == 1 && INSN(11,10) == BITS2(1,0)) { |
| HChar dis_buf[64]; |
| UInt szLg2 = INSN(31,30); |
| Bool sxTo64 = INSN(22,22) == 0; // else sx to 32 and zx to 64 |
| UInt tt = INSN(4,0); |
| if (szLg2 == 3) goto after_LDRS_integer_register; |
| IRTemp ea = gen_indexed_EA(dis_buf, insn, True/*to/from int regs*/); |
| if (ea == IRTemp_INVALID) goto after_LDRS_integer_register; |
| /* Enumerate the 5 variants explicitly. */ |
| if (szLg2 == 2/*32 bit*/ && sxTo64) { |
| putIReg64orZR(tt, unop(Iop_32Sto64, loadLE(Ity_I32, mkexpr(ea)))); |
| DIP("ldrsw %s, %s\n", nameIReg64orZR(tt), dis_buf); |
| return True; |
| } |
| else |
| if (szLg2 == 1/*16 bit*/) { |
| if (sxTo64) { |
| putIReg64orZR(tt, unop(Iop_16Sto64, loadLE(Ity_I16, mkexpr(ea)))); |
| DIP("ldrsh %s, %s\n", nameIReg64orZR(tt), dis_buf); |
| } else { |
| putIReg32orZR(tt, unop(Iop_16Sto32, loadLE(Ity_I16, mkexpr(ea)))); |
| DIP("ldrsh %s, %s\n", nameIReg32orZR(tt), dis_buf); |
| } |
| return True; |
| } |
| else |
| if (szLg2 == 0/*8 bit*/) { |
| if (sxTo64) { |
| putIReg64orZR(tt, unop(Iop_8Sto64, loadLE(Ity_I8, mkexpr(ea)))); |
| DIP("ldrsb %s, %s\n", nameIReg64orZR(tt), dis_buf); |
| } else { |
| putIReg32orZR(tt, unop(Iop_8Sto32, loadLE(Ity_I8, mkexpr(ea)))); |
| DIP("ldrsb %s, %s\n", nameIReg32orZR(tt), dis_buf); |
| } |
| return True; |
| } |
| /* else it's an invalid combination */ |
| } |
| after_LDRS_integer_register: |
| |
| /* -------- LDR/STR (immediate, SIMD&FP, unsigned offset) -------- */ |
| /* This is the Unsigned offset variant only. The Post-Index and |
| Pre-Index variants are below. |
| |
| 31 29 23 21 9 4 |
| 00 111 101 01 imm12 n t LDR Bt, [Xn|SP + imm12 * 1] |
| 01 111 101 01 imm12 n t LDR Ht, [Xn|SP + imm12 * 2] |
| 10 111 101 01 imm12 n t LDR St, [Xn|SP + imm12 * 4] |
| 11 111 101 01 imm12 n t LDR Dt, [Xn|SP + imm12 * 8] |
| 00 111 101 11 imm12 n t LDR Qt, [Xn|SP + imm12 * 16] |
| |
| 00 111 101 00 imm12 n t STR Bt, [Xn|SP + imm12 * 1] |
| 01 111 101 00 imm12 n t STR Ht, [Xn|SP + imm12 * 2] |
| 10 111 101 00 imm12 n t STR St, [Xn|SP + imm12 * 4] |
| 11 111 101 00 imm12 n t STR Dt, [Xn|SP + imm12 * 8] |
| 00 111 101 10 imm12 n t STR Qt, [Xn|SP + imm12 * 16] |
| */ |
| if (INSN(29,24) == BITS6(1,1,1,1,0,1) |
| && ((INSN(23,23) << 2) | INSN(31,30)) <= 4) { |
| UInt szLg2 = (INSN(23,23) << 2) | INSN(31,30); |
| Bool isLD = INSN(22,22) == 1; |
| UInt pimm12 = INSN(21,10) << szLg2; |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| IRTemp tEA = newTemp(Ity_I64); |
| IRType ty = preferredVectorSubTypeFromSize(1 << szLg2); |
| assign(tEA, binop(Iop_Add64, getIReg64orSP(nn), mkU64(pimm12))); |
| if (isLD) { |
| if (szLg2 < 4) { |
| putQReg128(tt, mkV128(0x0000)); |
| } |
| putQReg(tt, loadLE(ty, mkexpr(tEA))); |
| } else { |
| storeLE(mkexpr(tEA), getQReg(ty, tt)); |
| } |
| DIP("%s %s, [%s, #%u]\n", |
| isLD ? "ldr" : "str", |
| nameQReg(1 << szLg2, tt), nameIReg64orSP(nn), pimm12); |
| return True; |
| } |
| |
| /* -------- LDR/STR (immediate, SIMD&FP, pre/post index) -------- */ |
| /* These are the Post-Index and Pre-Index variants. |
| |
| 31 29 23 20 11 9 4 |
| (at-Rn-then-Rn=EA) |
| 00 111 100 01 0 imm9 01 n t LDR Bt, [Xn|SP], #simm |
| 01 111 100 01 0 imm9 01 n t LDR Ht, [Xn|SP], #simm |
| 10 111 100 01 0 imm9 01 n t LDR St, [Xn|SP], #simm |
| 11 111 100 01 0 imm9 01 n t LDR Dt, [Xn|SP], #simm |
| 00 111 100 11 0 imm9 01 n t LDR Qt, [Xn|SP], #simm |
| |
| (at-EA-then-Rn=EA) |
| 00 111 100 01 0 imm9 11 n t LDR Bt, [Xn|SP, #simm]! |
| 01 111 100 01 0 imm9 11 n t LDR Ht, [Xn|SP, #simm]! |
| 10 111 100 01 0 imm9 11 n t LDR St, [Xn|SP, #simm]! |
| 11 111 100 01 0 imm9 11 n t LDR Dt, [Xn|SP, #simm]! |
| 00 111 100 11 0 imm9 11 n t LDR Qt, [Xn|SP, #simm]! |
| |
| Stores are the same except with bit 22 set to 0. |
| */ |
| if (INSN(29,24) == BITS6(1,1,1,1,0,0) |
| && ((INSN(23,23) << 2) | INSN(31,30)) <= 4 |
| && INSN(21,21) == 0 && INSN(10,10) == 1) { |
| UInt szLg2 = (INSN(23,23) << 2) | INSN(31,30); |
| Bool isLD = INSN(22,22) == 1; |
| UInt imm9 = INSN(20,12); |
| Bool atRN = INSN(11,11) == 0; |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| IRTemp tRN = newTemp(Ity_I64); |
| IRTemp tEA = newTemp(Ity_I64); |
| IRTemp tTA = IRTemp_INVALID; |
| IRType ty = preferredVectorSubTypeFromSize(1 << szLg2); |
| ULong simm9 = sx_to_64(imm9, 9); |
| assign(tRN, getIReg64orSP(nn)); |
| assign(tEA, binop(Iop_Add64, mkexpr(tRN), mkU64(simm9))); |
| tTA = atRN ? tRN : tEA; |
| if (isLD) { |
| if (szLg2 < 4) { |
| putQReg128(tt, mkV128(0x0000)); |
| } |
| putQReg(tt, loadLE(ty, mkexpr(tTA))); |
| } else { |
| storeLE(mkexpr(tTA), getQReg(ty, tt)); |
| } |
| putIReg64orSP(nn, mkexpr(tEA)); |
| DIP(atRN ? "%s %s, [%s], #%lld\n" : "%s %s, [%s, #%lld]!\n", |
| isLD ? "ldr" : "str", |
| nameQReg(1 << szLg2, tt), nameIReg64orSP(nn), simm9); |
| return True; |
| } |
| |
| /* -------- LDUR/STUR (unscaled offset, SIMD&FP) -------- */ |
| /* 31 29 23 20 11 9 4 |
| 00 111 100 01 0 imm9 00 n t LDR Bt, [Xn|SP, #simm] |
| 01 111 100 01 0 imm9 00 n t LDR Ht, [Xn|SP, #simm] |
| 10 111 100 01 0 imm9 00 n t LDR St, [Xn|SP, #simm] |
| 11 111 100 01 0 imm9 00 n t LDR Dt, [Xn|SP, #simm] |
| 00 111 100 11 0 imm9 00 n t LDR Qt, [Xn|SP, #simm] |
| |
| 00 111 100 00 0 imm9 00 n t STR Bt, [Xn|SP, #simm] |
| 01 111 100 00 0 imm9 00 n t STR Ht, [Xn|SP, #simm] |
| 10 111 100 00 0 imm9 00 n t STR St, [Xn|SP, #simm] |
| 11 111 100 00 0 imm9 00 n t STR Dt, [Xn|SP, #simm] |
| 00 111 100 10 0 imm9 00 n t STR Qt, [Xn|SP, #simm] |
| */ |
| if (INSN(29,24) == BITS6(1,1,1,1,0,0) |
| && ((INSN(23,23) << 2) | INSN(31,30)) <= 4 |
| && INSN(21,21) == 0 && INSN(11,10) == BITS2(0,0)) { |
| UInt szLg2 = (INSN(23,23) << 2) | INSN(31,30); |
| Bool isLD = INSN(22,22) == 1; |
| UInt imm9 = INSN(20,12); |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| ULong simm9 = sx_to_64(imm9, 9); |
| IRTemp tEA = newTemp(Ity_I64); |
| IRType ty = preferredVectorSubTypeFromSize(1 << szLg2); |
| assign(tEA, binop(Iop_Add64, getIReg64orSP(nn), mkU64(simm9))); |
| if (isLD) { |
| if (szLg2 < 4) { |
| putQReg128(tt, mkV128(0x0000)); |
| } |
| putQReg(tt, loadLE(ty, mkexpr(tEA))); |
| } else { |
| storeLE(mkexpr(tEA), getQReg(ty, tt)); |
| } |
| DIP("%s %s, [%s, #%lld]\n", |
| isLD ? "ldur" : "stur", |
| nameQReg(1 << szLg2, tt), nameIReg64orSP(nn), (Long)simm9); |
| return True; |
| } |
| |
| /* ---------------- LDR (literal, SIMD&FP) ---------------- */ |
| /* 31 29 23 4 |
| 00 011 100 imm19 t LDR St, [PC + sxTo64(imm19 << 2)] |
| 01 011 100 imm19 t LDR Dt, [PC + sxTo64(imm19 << 2)] |
| 10 011 100 imm19 t LDR Qt, [PC + sxTo64(imm19 << 2)] |
| */ |
| if (INSN(29,24) == BITS6(0,1,1,1,0,0) && INSN(31,30) < BITS2(1,1)) { |
| UInt szB = 4 << INSN(31,30); |
| UInt imm19 = INSN(23,5); |
| UInt tt = INSN(4,0); |
| ULong ea = guest_PC_curr_instr + sx_to_64(imm19 << 2, 21); |
| IRType ty = preferredVectorSubTypeFromSize(szB); |
| putQReg(tt, loadLE(ty, mkU64(ea))); |
| DIP("ldr %s, 0x%llx (literal)\n", nameQReg(szB, tt), ea); |
| return True; |
| } |
| |
| /* FIXME Temporary hacks to get through ld.so FIXME */ |
| |
| /* ------------------ ST1 variants ------------------ */ |
| /* st1 {vT.2d}, [<xN|SP>], #16. |
| Note that #16 is implied and cannot be set to any |
| other value. |
| 0100 1100 1001 1111 0111 11 N T |
| FIXME doesn't this assume that the host is little endian? |
| */ |
| if ((insn & 0xFFFFFC00) == 0x4C9F7C00) { |
| UInt rN = INSN(9,5); |
| UInt vT = INSN(4,0); |
| IRTemp tEA = newTemp(Ity_I64); |
| assign(tEA, getIReg64orSP(rN)); |
| if (rN == 31) { /* FIXME generate stack alignment check */ } |
| storeLE(mkexpr(tEA), getQReg128(vT)); |
| putIReg64orSP(rN, binop(Iop_Add64, mkexpr(tEA), mkU64(16))); |
| DIP("st1 {v%u.2d}, [%s], #16\n", vT, nameIReg64orSP(rN)); |
| return True; |
| } |
| |
| /* ------------------ LD1 variants ------------------ */ |
| /* 31 23 |
| 0100 1100 0100 0000 0111 11 N T LD1 {vT.2d}, [Xn|SP] |
| 0100 1100 0000 0000 0111 11 N T ST1 {vT.2d}, [Xn|SP] |
| 0100 1100 0100 0000 0111 00 N T LD1 {vT.16b}, [Xn|SP] |
| 0100 1100 0000 0000 0111 00 N T ST1 {vT.16b}, [Xn|SP] |
| FIXME doesn't this assume that the host is little endian? |
| */ |
| if ( (insn & 0xFFFFFC00) == 0x4C407C00 // LD1 {vT.2d}, [Xn|SP] |
| || (insn & 0xFFFFFC00) == 0x4C007C00 // ST1 {vT.2d}, [Xn|SP] |
| || (insn & 0xFFFFFC00) == 0x4C407000 // LD1 {vT.16b}, [Xn|SP] |
| || (insn & 0xFFFFFC00) == 0x4C007000 // ST1 {vT.16b}, [Xn|SP] |
| ) { |
| Bool isLD = INSN(22,22) == 1; |
| UInt rN = INSN(9,5); |
| UInt vT = INSN(4,0); |
| IRTemp tEA = newTemp(Ity_I64); |
| assign(tEA, getIReg64orSP(rN)); |
| if (rN == 31) { /* FIXME generate stack alignment check */ } |
| if (isLD) { |
| putQReg128(vT, loadLE(Ity_V128, mkexpr(tEA))); |
| } else { |
| storeLE(mkexpr(tEA), getQReg128(vT)); |
| } |
| DIP("%s {v%u.%s}, [%s]\n", isLD ? "ld1" : "st1", |
| vT, INSN(11,10) == BITS2(0,0) ? "16b" : "2d", |
| nameIReg64orSP(rN)); |
| return True; |
| } |
| |
| /* -------------------- LD{A}XR -------------------- */ |
| /* FIXME: this is a hack; needs real atomicity stuff. */ |
| /* 31 29 20 19 9 4 |
| 1x(size) 001000010 1 1111 1 11111 n t LDAXR Rt, [Xn|SP] |
| 1x(size) 001000010 1 1111 0 11111 n t LDXR Rt, [Xn|SP] |
| */ |
| if (INSN(29,20) == BITS10(0,0,1,0,0,0,0,1,0,1) |
| && (INSN(19,10) == BITS10(1,1,1,1,1,1,1,1,1,1) |
| || INSN(19,10) == BITS10(1,1,1,1,0,1,1,1,1,1)) |
| && INSN(31,31) == 1) { |
| Bool is64 = INSN(30,30) == 1; |
| Bool isA = INSN(15,15) == 1; |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| if (is64) { |
| putIReg64orZR(tt, loadLE(Ity_I64, getIReg64orSP(nn))); |
| } else { |
| putIReg32orZR(tt, loadLE(Ity_I32, getIReg64orSP(nn))); |
| } |
| DIP("ld%sxr %s, [%s]\n", |
| isA ? "s" : "", nameIRegOrZR(is64, tt), nameIReg64orSP(nn)); |
| return True; |
| } |
| |
| /* -------------------- ST{L}XR -------------------- */ |
| /* FIXME: this is a hack; needs real atomicity stuff. */ |
| /* 31 29 20 15 14 9 4 |
| 1x(size) 001000000 s 0 11111 n t STXR Ws, Rt, [Xn|SP] |
| 1x(size) 001000000 s 1 11111 n t STLXR Ws, Rt, [Xn|SP] |
| with the result coding that Ws == 0 iff the store succeeded |
| */ |
| if (INSN(29,21) == BITS9(0,0,1,0,0,0,0,0,0) |
| && INSN(14,10) == BITS5(1,1,1,1,1) && INSN(31,31) == 1) { |
| Bool is64 = INSN(30,30) == 1; |
| UInt ss = INSN(20,16); |
| Bool isL = INSN(15,15) == 1; |
| UInt nn = INSN(9,5); |
| UInt tt = INSN(4,0); |
| if (is64) { |
| storeLE(getIReg64orSP(nn), getIReg64orZR(tt)); |
| } else { |
| storeLE(getIReg64orSP(nn), getIReg32orZR(tt)); |
| } |
| putIReg32orZR(ss, mkU32(0)); |
| DIP("st%sxr %s, %s, [%s]\n", |
| isL ? "s" : "", |
| nameIReg32orZR(ss), nameIRegOrZR(is64, tt), nameIReg64orSP(nn)); |
| return True; |
| } |
| |
| vex_printf("ARM64 front end: load_store\n"); |
| return False; |
| # undef INSN |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Control flow and misc instructions ---*/ |
| /*------------------------------------------------------------*/ |
| |
| static |
| Bool dis_ARM64_branch_etc(/*MB_OUT*/DisResult* dres, UInt insn) |
| { |
| # define INSN(_bMax,_bMin) SLICE_UInt(insn, (_bMax), (_bMin)) |
| |
| /* ---------------------- B cond ----------------------- */ |
| /* 31 24 4 3 |
| 0101010 0 imm19 0 cond */ |
| if (INSN(31,24) == BITS8(0,1,0,1,0,1,0,0) && INSN(4,4) == 0) { |
| UInt cond = INSN(3,0); |
| ULong uimm64 = INSN(23,5) << 2; |
| Long simm64 = (Long)sx_to_64(uimm64, 21); |
| vassert(dres->whatNext == Dis_Continue); |
| vassert(dres->len == 4); |
| vassert(dres->continueAt == 0); |
| vassert(dres->jk_StopHere == Ijk_INVALID); |
| stmt( IRStmt_Exit(unop(Iop_64to1, mk_arm64g_calculate_condition(cond)), |
| Ijk_Boring, |
| IRConst_U64(guest_PC_curr_instr + simm64), |
| OFFB_PC) ); |
| putPC(mkU64(guest_PC_curr_instr + 4)); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_Boring; |
| DIP("b.%s 0x%llx\n", nameCC(cond), guest_PC_curr_instr + simm64); |
| return True; |
| } |
| |
| /* -------------------- B{L} uncond -------------------- */ |
| if (INSN(30,26) == BITS5(0,0,1,0,1)) { |
| /* 000101 imm26 B (PC + sxTo64(imm26 << 2)) |
| 100101 imm26 B (PC + sxTo64(imm26 << 2)) |
| */ |
| UInt bLink = INSN(31,31); |
| ULong uimm64 = INSN(25,0) << 2; |
| Long simm64 = (Long)sx_to_64(uimm64, 28); |
| if (bLink) { |
| putIReg64orSP(30, mkU64(guest_PC_curr_instr + 4)); |
| } |
| putPC(mkU64(guest_PC_curr_instr + simm64)); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_Call; |
| DIP("b%s 0x%llx\n", bLink == 1 ? "l" : "", |
| guest_PC_curr_instr + simm64); |
| return True; |
| } |
| |
| /* --------------------- B{L} reg --------------------- */ |
| /* 31 24 22 20 15 9 4 |
| 1101011 00 10 11111 000000 nn 00000 RET Rn |
| 1101011 00 01 11111 000000 nn 00000 CALL Rn |
| 1101011 00 00 11111 000000 nn 00000 JMP Rn |
| */ |
| if (INSN(31,23) == BITS9(1,1,0,1,0,1,1,0,0) |
| && INSN(20,16) == BITS5(1,1,1,1,1) |
| && INSN(15,10) == BITS6(0,0,0,0,0,0) |
| && INSN(4,0) == BITS5(0,0,0,0,0)) { |
| UInt branch_type = INSN(22,21); |
| UInt nn = INSN(9,5); |
| if (branch_type == BITS2(1,0) /* RET */) { |
| putPC(getIReg64orZR(nn)); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_Ret; |
| DIP("ret %s\n", nameIReg64orZR(nn)); |
| return True; |
| } |
| if (branch_type == BITS2(0,1) /* CALL */) { |
| putIReg64orSP(30, mkU64(guest_PC_curr_instr + 4)); |
| putPC(getIReg64orZR(nn)); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_Call; |
| DIP("blr %s\n", nameIReg64orZR(nn)); |
| return True; |
| } |
| if (branch_type == BITS2(0,0) /* JMP */) { |
| putPC(getIReg64orZR(nn)); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_Boring; |
| DIP("jmp %s\n", nameIReg64orZR(nn)); |
| return True; |
| } |
| } |
| |
| /* -------------------- CB{N}Z -------------------- */ |
| /* sf 011 010 1 imm19 Rt CBNZ Xt|Wt, (PC + sxTo64(imm19 << 2)) |
| sf 011 010 0 imm19 Rt CBZ Xt|Wt, (PC + sxTo64(imm19 << 2)) |
| */ |
| if (INSN(30,25) == BITS6(0,1,1,0,1,0)) { |
| Bool is64 = INSN(31,31) == 1; |
| Bool bIfZ = INSN(24,24) == 0; |
| ULong uimm64 = INSN(23,5) << 2; |
| UInt rT = INSN(4,0); |
| Long simm64 = (Long)sx_to_64(uimm64, 21); |
| IRExpr* cond = NULL; |
| if (is64) { |
| cond = binop(bIfZ ? Iop_CmpEQ64 : Iop_CmpNE64, |
| getIReg64orZR(rT), mkU64(0)); |
| } else { |
| cond = binop(bIfZ ? Iop_CmpEQ32 : Iop_CmpNE32, |
| getIReg32orZR(rT), mkU32(0)); |
| } |
| stmt( IRStmt_Exit(cond, |
| Ijk_Boring, |
| IRConst_U64(guest_PC_curr_instr + simm64), |
| OFFB_PC) ); |
| putPC(mkU64(guest_PC_curr_instr + 4)); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_Boring; |
| DIP("cb%sz %s, 0x%llx\n", |
| bIfZ ? "" : "n", nameIRegOrZR(is64, rT), |
| guest_PC_curr_instr + simm64); |
| return True; |
| } |
| |
| /* -------------------- TB{N}Z -------------------- */ |
| /* 31 30 24 23 18 5 4 |
| b5 011 011 1 b40 imm14 t TBNZ Xt, #(b5:b40), (PC + sxTo64(imm14 << 2)) |
| b5 011 011 0 b40 imm14 t TBZ Xt, #(b5:b40), (PC + sxTo64(imm14 << 2)) |
| */ |
| if (INSN(30,25) == BITS6(0,1,1,0,1,1)) { |
| UInt b5 = INSN(31,31); |
| Bool bIfZ = INSN(24,24) == 0; |
| UInt b40 = INSN(23,19); |
| UInt imm14 = INSN(18,5); |
| UInt tt = INSN(4,0); |
| UInt bitNo = (b5 << 5) | b40; |
| ULong uimm64 = imm14 << 2; |
| Long simm64 = sx_to_64(uimm64, 16); |
| IRExpr* cond |
| = binop(bIfZ ? Iop_CmpEQ64 : Iop_CmpNE64, |
| binop(Iop_And64, |
| binop(Iop_Shr64, getIReg64orZR(tt), mkU8(bitNo)), |
| mkU64(1)), |
| mkU64(0)); |
| stmt( IRStmt_Exit(cond, |
| Ijk_Boring, |
| IRConst_U64(guest_PC_curr_instr + simm64), |
| OFFB_PC) ); |
| putPC(mkU64(guest_PC_curr_instr + 4)); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_Boring; |
| DIP("tb%sz %s, #%u, 0x%llx\n", |
| bIfZ ? "" : "n", nameIReg64orZR(tt), bitNo, |
| guest_PC_curr_instr + simm64); |
| return True; |
| } |
| |
| /* -------------------- SVC -------------------- */ |
| /* 11010100 000 imm16 000 01 |
| Don't bother with anything except the imm16==0 case. |
| */ |
| if (INSN(31,0) == 0xD4000001) { |
| putPC(mkU64(guest_PC_curr_instr + 4)); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_Sys_syscall; |
| DIP("svc #0\n"); |
| return True; |
| } |
| |
| /* ------------------ M{SR,RS} ------------------ */ |
| /* Only handles the case where the system register is TPIDR_EL0. |
| 0xD51BD0 010 Rt MSR tpidr_el0, rT |
| 0xD53BD0 010 Rt MRS rT, tpidr_el0 |
| */ |
| if ( (INSN(31,0) & 0xFFFFFFE0) == 0xD51BD040 /*MSR*/ |
| || (INSN(31,0) & 0xFFFFFFE0) == 0xD53BD040 /*MRS*/) { |
| Bool toSys = INSN(21,21) == 0; |
| UInt tt = INSN(4,0); |
| if (toSys) { |
| stmt( IRStmt_Put( OFFB_TPIDR_EL0, getIReg64orZR(tt)) ); |
| DIP("msr tpidr_el0, %s\n", nameIReg64orZR(tt)); |
| } else { |
| putIReg64orZR(tt, IRExpr_Get( OFFB_TPIDR_EL0, Ity_I64 )); |
| DIP("mrs %s, tpidr_el0\n", nameIReg64orZR(tt)); |
| } |
| return True; |
| } |
| /* Cases for FPCR |
| 0xD51B44 000 Rt MSR fpcr, rT |
| 0xD53B44 000 Rt MSR rT, fpcr |
| */ |
| if ( (INSN(31,0) & 0xFFFFFFE0) == 0xD51B4400 /*MSR*/ |
| || (INSN(31,0) & 0xFFFFFFE0) == 0xD53B4400 /*MRS*/) { |
| Bool toSys = INSN(21,21) == 0; |
| UInt tt = INSN(4,0); |
| if (toSys) { |
| stmt( IRStmt_Put( OFFB_FPCR, getIReg32orZR(tt)) ); |
| DIP("msr fpcr, %s\n", nameIReg64orZR(tt)); |
| } else { |
| putIReg32orZR(tt, IRExpr_Get(OFFB_FPCR, Ity_I32)); |
| DIP("mrs %s, fpcr\n", nameIReg64orZR(tt)); |
| } |
| return True; |
| } |
| /* Cases for FPSR |
| 0xD51B44 001 Rt MSR fpcr, rT |
| 0xD53B44 001 Rt MSR rT, fpcr |
| */ |
| if ( (INSN(31,0) & 0xFFFFFFE0) == 0xD51B4420 /*MSR*/ |
| || (INSN(31,0) & 0xFFFFFFE0) == 0xD53B4420 /*MRS*/) { |
| Bool toSys = INSN(21,21) == 0; |
| UInt tt = INSN(4,0); |
| if (toSys) { |
| stmt( IRStmt_Put( OFFB_FPSR, getIReg32orZR(tt)) ); |
| DIP("msr fpsr, %s\n", nameIReg64orZR(tt)); |
| } else { |
| putIReg32orZR(tt, IRExpr_Get(OFFB_FPSR, Ity_I32)); |
| DIP("mrs %s, fpsr\n", nameIReg64orZR(tt)); |
| } |
| return True; |
| } |
| /* Cases for NZCV |
| D51B42 000 Rt MSR nzcv, rT |
| D53B42 000 Rt MRS rT, nzcv |
| */ |
| if ( (INSN(31,0) & 0xFFFFFFE0) == 0xD51B4200 /*MSR*/ |
| || (INSN(31,0) & 0xFFFFFFE0) == 0xD53B4200 /*MRS*/) { |
| Bool toSys = INSN(21,21) == 0; |
| UInt tt = INSN(4,0); |
| if (toSys) { |
| IRTemp t = newTemp(Ity_I64); |
| assign(t, binop(Iop_And64, getIReg64orZR(tt), mkU64(0xF0000000ULL))); |
| setFlags_COPY(t); |
| DIP("msr %s, nzcv\n", nameIReg32orZR(tt)); |
| } else { |
| IRTemp res = newTemp(Ity_I64); |
| assign(res, mk_arm64g_calculate_flags_nzcv()); |
| putIReg32orZR(tt, unop(Iop_64to32, mkexpr(res))); |
| DIP("mrs %s, nzcv\n", nameIReg64orZR(tt)); |
| } |
| return True; |
| } |
| |
| /* FIXME Temporary hacks to get through ld.so FIXME */ |
| /* ------------------ ISB ------------------ */ |
| if (INSN(31,0) == 0xD5033FDF) { |
| /* FIXME: not really a nop */ |
| DIP("isb\n"); |
| return True; |
| } |
| if (INSN(31,0) == 0xD5033BBF) { |
| /* FIXME: not really a nop */ |
| DIP("dmb ish\n"); |
| return True; |
| } |
| |
| //fail: |
| vex_printf("ARM64 front end: branch_etc\n"); |
| return False; |
| # undef INSN |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- SIMD and FP instructions ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* Generate N copies of |bit| in the bottom of a ULong. */ |
| static ULong Replicate ( ULong bit, Int N ) |
| { |
| vassert(bit <= 1 && N >= 1 && N < 64); |
| if (bit == 0) { |
| return 0; |
| } else { |
| /* Careful. This won't work for N == 64. */ |
| return (1ULL << N) - 1; |
| } |
| } |
| |
| static ULong VFPExpandImm ( ULong imm8, Int N ) |
| { |
| vassert(imm8 <= 0xFF); |
| vassert(N == 32 || N == 64); |
| Int E = ((N == 32) ? 8 : 11) - 2; // The spec incorrectly omits the -2. |
| Int F = N - E - 1; |
| ULong imm8_6 = (imm8 >> 6) & 1; |
| /* sign: 1 bit */ |
| /* exp: E bits */ |
| /* frac: F bits */ |
| ULong sign = (imm8 >> 7) & 1; |
| ULong exp = ((imm8_6 ^ 1) << (E-1)) | Replicate(imm8_6, E-1); |
| ULong frac = ((imm8 & 63) << (F-6)) | Replicate(0, F-6); |
| vassert(sign < (1ULL << 1)); |
| vassert(exp < (1ULL << E)); |
| vassert(frac < (1ULL << F)); |
| vassert(1 + E + F == N); |
| ULong res = (sign << (E+F)) | (exp << F) | frac; |
| return res; |
| } |
| |
| static |
| Bool dis_ARM64_simd_and_fp(/*MB_OUT*/DisResult* dres, UInt insn) |
| { |
| # define INSN(_bMax,_bMin) SLICE_UInt(insn, (_bMax), (_bMin)) |
| |
| /* ---------------- FMOV (general) ---------------- */ |
| /* case 30 23 20 18 15 9 4 |
| (1) 0 00 11110 00 1 00 111 000000 n d FMOV Sd, Wn |
| (2) 1 00 11110 01 1 00 111 000000 n d FMOV Dd, Xn |
| (3) 1 00 11110 10 1 01 111 000000 n d FMOV Vd.D[1], Xn |
| |
| (4) 0 00 11110 00 1 00 110 000000 n d FMOV Wd, Sn |
| (5) 1 00 11110 01 1 00 110 000000 n d FMOV Xd, Dn |
| (6) 1 00 11110 10 1 01 110 000000 n d FMOV Xd, Vn.D[1] |
| */ |
| if (INSN(30,24) == BITS7(0,0,1,1,1,1,0) |
| && INSN(21,21) == 1 && INSN(15,10) == BITS6(0,0,0,0,0,0)) { |
| UInt sf = INSN(31,31); |
| UInt ty = INSN(23,22); // type |
| UInt rm = INSN(20,19); // rmode |
| UInt op = INSN(18,16); // opcode |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| UInt ix = 0; // case |
| if (sf == 0) { |
| if (ty == BITS2(0,0) && rm == BITS2(0,0) && op == BITS3(1,1,1)) |
| ix = 1; |
| else |
| if (ty == BITS2(0,0) && rm == BITS2(0,0) && op == BITS3(1,1,0)) |
| ix = 4; |
| } else { |
| vassert(sf == 1); |
| if (ty == BITS2(0,1) && rm == BITS2(0,0) && op == BITS3(1,1,1)) |
| ix = 2; |
| else |
| if (ty == BITS2(0,1) && rm == BITS2(0,0) && op == BITS3(1,1,0)) |
| ix = 5; |
| else |
| if (ty == BITS2(1,0) && rm == BITS2(0,1) && op == BITS3(1,1,1)) |
| ix = 3; |
| else |
| if (ty == BITS2(1,0) && rm == BITS2(0,1) && op == BITS3(1,1,0)) |
| ix = 6; |
| } |
| if (ix > 0) { |
| switch (ix) { |
| case 1: |
| putQReg128(dd, mkV128(0)); |
| putQReg(dd, getIReg32orZR(nn)); |
| DIP("fmov s%u, w%u\n", dd, nn); |
| break; |
| case 2: |
| putQReg128(dd, mkV128(0)); |
| putQReg(dd, getIReg64orZR(nn)); |
| DIP("fmov d%u, x%u\n", dd, nn); |
| break; |
| case 3: |
| putQReg64HI(dd, getIReg64orZR(nn)); |
| DIP("fmov v%u.d[1], x%u\n", dd, nn); |
| break; |
| case 4: |
| putIReg32orZR(dd, getQReg(Ity_I32, nn)); |
| DIP("fmov w%u, s%u\n", dd, nn); |
| break; |
| case 5: |
| putIReg64orZR(dd, getQReg(Ity_I64, nn)); |
| DIP("fmov x%u, d%u\n", dd, nn); |
| break; |
| case 6: |
| putIReg64orZR(dd, getQReg64HI(nn)); |
| DIP("fmov x%u, v%u.d[1]\n", dd, nn); |
| break; |
| default: |
| vassert(0); |
| } |
| return True; |
| } |
| /* undecodable; fall through */ |
| } |
| |
| /* -------------- FMOV (scalar, immediate) -------------- */ |
| /* 31 28 23 20 12 9 4 |
| 000 11110 00 1 imm8 100 00000 d FMOV Sd, #imm |
| 000 11110 01 1 imm8 100 00000 d FMOV Dd, #imm |
| */ |
| if (INSN(31,23) == BITS9(0,0,0,1,1,1,1,0,0) |
| && INSN(21,21) == 1 && INSN(12,5) == BITS8(1,0,0,0,0,0,0,0)) { |
| Bool isD = INSN(22,22) == 1; |
| UInt imm8 = INSN(20,13); |
| UInt dd = INSN(4,0); |
| ULong imm = VFPExpandImm(imm8, isD ? 64 : 32); |
| if (!isD) { |
| vassert(0 == (imm & 0xFFFFFFFF00000000ULL)); |
| } |
| putQReg128(dd, mkV128(0)); |
| putQReg(dd, isD ? mkU64(imm) : mkU32(imm & 0xFFFFFFFFULL)); |
| DIP("fmov %s, #0x%llx\n", nameQReg(isD ? 8 : 4, dd), imm); |
| return True; |
| } |
| |
| /* -------------- {S,U}CVTF (scalar, integer) -------------- */ |
| /* 31 28 23 21 20 18 15 9 4 ix |
| 000 11110 00 1 00 010 000000 n d SCVTF Sd, Wn 0 |
| 000 11110 01 1 00 010 000000 n d SCVTF Dd, Wn 1 |
| 100 11110 00 1 00 010 000000 n d SCVTF Sd, Xn 2 |
| 100 11110 01 1 00 010 000000 n d SCVTF Dd, Xn 3 |
| |
| 000 11110 00 1 00 011 000000 n d UCVTF Sd, Wn 4 |
| 000 11110 01 1 00 011 000000 n d UCVTF Dd, Wn 5 |
| 100 11110 00 1 00 011 000000 n d UCVTF Sd, Xn 6 |
| 100 11110 01 1 00 011 000000 n d UCVTF Dd, Xn 7 |
| |
| These are signed/unsigned conversion from integer registers to |
| FP registers, all 4 32/64-bit combinations, rounded per FPCR. |
| */ |
| if (INSN(30,23) == BITS8(0,0,1,1,1,1,0,0) && INSN(21,17) == BITS5(1,0,0,0,1) |
| && INSN(15,10) == BITS6(0,0,0,0,0,0)) { |
| Bool isI64 = INSN(31,31) == 1; |
| Bool isF64 = INSN(22,22) == 1; |
| Bool isU = INSN(16,16) == 1; |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| UInt ix = (isU ? 4 : 0) | (isI64 ? 2 : 0) | (isF64 ? 1 : 0); |
| const IROp ops[8] |
| = { Iop_I32StoF32, Iop_I32StoF64, Iop_I64StoF32, Iop_I64StoF64, |
| Iop_I32UtoF32, Iop_I32UtoF64, Iop_I64UtoF32, Iop_I64UtoF64 }; |
| IRExpr* src = getIRegOrZR(isI64, nn); |
| IRExpr* res = (isF64 && !isI64) |
| ? unop(ops[ix], src) |
| : binop(ops[ix], mkexpr(mk_get_IR_rounding_mode()), src); |
| putQReg128(dd, mkV128(0)); |
| putQReg(dd, res); |
| DIP("%ccvtf %s, %s\n", |
| isU ? 'u' : 's', nameQReg(isF64 ? 8 : 4, dd), |
| nameIRegOrZR(isI64, nn)); |
| return True; |
| } |
| |
| /* -------------- F{ADD,SUB,MUL,DIV} (scalar) -------------- */ |
| /* 31 23 20 15 11 9 4 |
| ---------------- 0000 ------ FMUL -------- |
| 000 11110 001 m 0001 10 n d FDIV Sd,Sn,Sm |
| 000 11110 011 m 0001 10 n d FDIV Dd,Dn,Dm |
| ---------------- 0010 ------ FADD -------- |
| ---------------- 0011 ------ FSUB -------- |
| ---------------- 1000 ------ FNMUL -------- |
| */ |
| if (INSN(31,23) == BITS9(0,0,0,1,1,1,1,0,0) |
| && INSN(21,21) == 1 && INSN(11,10) == BITS2(1,0)) { |
| Bool isD = INSN(22,22) == 1; |
| UInt mm = INSN(20,16); |
| UInt op = INSN(15,12); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IROp iop = Iop_INVALID; |
| IRType ty = isD ? Ity_F64 : Ity_F32; |
| UInt szB = isD ? 8 : 4; |
| Bool neg = False; |
| const HChar* nm = "???"; |
| switch (op) { |
| case BITS4(0,0,0,0): nm = "fmul"; iop = mkMULF(ty); break; |
| case BITS4(0,0,0,1): nm = "fdiv"; iop = mkDIVF(ty); break; |
| case BITS4(0,0,1,0): nm = "fadd"; iop = mkADDF(ty); break; |
| case BITS4(0,0,1,1): nm = "fsub"; iop = mkSUBF(ty); break; |
| case BITS4(1,0,0,0): nm = "fnmul"; iop = mkMULF(ty); |
| neg = True; break; |
| default: return False; |
| } |
| vassert(iop != Iop_INVALID); |
| IRExpr* resE = triop(iop, mkexpr(mk_get_IR_rounding_mode()), |
| getQReg(ty, nn), getQReg(ty, mm)); |
| IRTemp res = newTemp(ty); |
| assign(res, neg ? unop(mkNEGF(ty),resE) : resE); |
| putQReg128(dd, mkV128(0)); |
| putQReg(dd, mkexpr(res)); |
| DIP("%s %s, %s, %s\n", |
| nm, nameQReg(szB, dd), nameQReg(szB, nn), nameQReg(szB, mm)); |
| return True; |
| } |
| |
| /* ------------ F{MOV,ABS,NEG,SQRT} D/D or S/S ------------ */ |
| /* 31 23 21 16 14 9 4 |
| 000 11110 00 10000 00 10000 n d FMOV Sd, Sn |
| 000 11110 01 10000 00 10000 n d FMOV Dd, Dn |
| ------------------ 01 --------- FABS ------ |
| ------------------ 10 --------- FNEG ------ |
| ------------------ 11 --------- FQSRT ----- |
| */ |
| if (INSN(31,23) == BITS9(0,0,0,1,1,1,1,0,0) |
| && INSN(21,17) == BITS5(1,0,0,0,0) |
| && INSN(14,10) == BITS5(1,0,0,0,0)) { |
| Bool isD = INSN(22,22) == 1; |
| UInt opc = INSN(16,15); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IRType ty = isD ? Ity_F64 : Ity_F32; |
| UInt szB = isD ? 8 : 4; |
| IRTemp res = newTemp(ty); |
| if (opc == BITS2(0,0)) { |
| assign(res, getQReg(ty, nn)); |
| putQReg128(dd, mkV128(0x0000)); |
| putQReg(dd, mkexpr(res)); |
| DIP("fmov %s, %s\n", nameQReg(szB, dd), nameQReg(szB, nn)); |
| return True; |
| } |
| if (opc == BITS2(1,0) || opc == BITS2(0,1)) { |
| Bool isAbs = opc == BITS2(0,1); |
| IROp op = isAbs ? mkABSF(ty) : mkNEGF(ty); |
| assign(res, unop(op, getQReg(ty, nn))); |
| putQReg128(dd, mkV128(0x0000)); |
| putQReg(dd, mkexpr(res)); |
| DIP("%s %s, %s\n", isAbs ? "fabs" : "fneg", |
| nameQReg(szB, dd), nameQReg(szB, nn)); |
| return True; |
| } |
| if (opc == BITS2(1,1)) { |
| assign(res, |
| binop(mkSQRTF(ty), |
| mkexpr(mk_get_IR_rounding_mode()), getQReg(ty, nn))); |
| putQReg128(dd, mkV128(0x0000)); |
| putQReg(dd, mkexpr(res)); |
| DIP("fsqrt %s, %s\n", nameQReg(szB, dd), nameQReg(szB, nn)); |
| return True; |
| } |
| /* else fall through; other cases are ATC */ |
| } |
| |
| /* -------------------- FCMP,FCMPE -------------------- */ |
| /* 31 23 20 15 9 4 |
| 000 11110 01 1 m 00 1000 n 10 000 FCMPE Dn, Dm |
| 000 11110 01 1 00000 00 1000 n 11 000 FCMPE Dn, #0.0 |
| 000 11110 01 1 m 00 1000 n 00 000 FCMP Dn, Dm |
| 000 11110 01 1 00000 00 1000 n 01 000 FCMP Dn, #0.0 |
| |
| 000 11110 00 1 m 00 1000 n 10 000 FCMPE Sn, Sm |
| 000 11110 00 1 00000 00 1000 n 11 000 FCMPE Sn, #0.0 |
| 000 11110 00 1 m 00 1000 n 00 000 FCMP Sn, Sm |
| 000 11110 00 1 00000 00 1000 n 01 000 FCMP Sn, #0.0 |
| |
| FCMPE generates Invalid Operation exn if either arg is any kind |
| of NaN. FCMP generates Invalid Operation exn if either arg is a |
| signalling NaN. We ignore this detail here and produce the same |
| IR for both. |
| */ |
| if (INSN(31,23) == BITS9(0,0,0,1,1,1,1,0,0) && INSN(21,21) == 1 |
| && INSN(15,10) == BITS6(0,0,1,0,0,0) && INSN(2,0) == BITS3(0,0,0)) { |
| Bool isD = INSN(22,22) == 1; |
| UInt mm = INSN(20,16); |
| UInt nn = INSN(9,5); |
| Bool isCMPE = INSN(4,4) == 1; |
| Bool cmpZero = INSN(3,3) == 1; |
| IRType ty = isD ? Ity_F64 : Ity_F32; |
| UInt szB = isD ? 8 : 4; |
| Bool valid = True; |
| if (cmpZero && mm != 0) valid = False; |
| if (valid) { |
| IRTemp argL = newTemp(ty); |
| IRTemp argR = newTemp(ty); |
| IRTemp irRes = newTemp(Ity_I32); |
| assign(argL, getQReg(ty, nn)); |
| assign(argR, |
| cmpZero |
| ? (IRExpr_Const(isD ? IRConst_F64i(0) : IRConst_F32i(0))) |
| : getQReg(ty, mm)); |
| assign(irRes, binop(isD ? Iop_CmpF64 : Iop_CmpF32, |
| mkexpr(argL), mkexpr(argR))); |
| IRTemp nzcv = mk_convert_IRCmpF64Result_to_NZCV(irRes); |
| IRTemp nzcv_28x0 = newTemp(Ity_I64); |
| assign(nzcv_28x0, binop(Iop_Shl64, mkexpr(nzcv), mkU8(28))); |
| setFlags_COPY(nzcv_28x0); |
| DIP("fcmp%s %s, %s\n", isCMPE ? "e" : "", |
| nameQReg(szB, nn), cmpZero ? "#0.0" : nameQReg(szB, mm)); |
| return True; |
| } |
| } |
| |
| /* -------------------- F{N}M{ADD,SUB} -------------------- */ |
| /* 31 22 20 15 14 9 4 ix |
| 000 11111 0 sz 0 m 0 a n d 0 FMADD Fd,Fn,Fm,Fa |
| 000 11111 0 sz 0 m 1 a n d 1 FMSUB Fd,Fn,Fm,Fa |
| 000 11111 0 sz 1 m 0 a n d 2 FNMADD Fd,Fn,Fm,Fa |
| 000 11111 0 sz 1 m 1 a n d 3 FNMSUB Fd,Fn,Fm,Fa |
| where Fx=Dx when sz=1, Fx=Sx when sz=0 |
| |
| -----SPEC------ ----IMPL---- |
| fmadd a + n * m a + n * m |
| fmsub a + (-n) * m a - n * m |
| fnmadd (-a) + (-n) * m -(a + n * m) |
| fnmsub (-a) + n * m -(a - n * m) |
| */ |
| if (INSN(31,23) == BITS9(0,0,0,1,1,1,1,1,0)) { |
| Bool isD = INSN(22,22) == 1; |
| UInt mm = INSN(20,16); |
| UInt aa = INSN(14,10); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| UInt ix = (INSN(21,21) << 1) | INSN(15,15); |
| IRType ty = isD ? Ity_F64 : Ity_F32; |
| UInt szB = isD ? 8 : 4; |
| IROp opADD = mkADDF(ty); |
| IROp opSUB = mkSUBF(ty); |
| IROp opMUL = mkMULF(ty); |
| IROp opNEG = mkNEGF(ty); |
| IRTemp res = newTemp(ty); |
| IRExpr* eA = getQReg(ty, aa); |
| IRExpr* eN = getQReg(ty, nn); |
| IRExpr* eM = getQReg(ty, mm); |
| IRExpr* rm = mkexpr(mk_get_IR_rounding_mode()); |
| IRExpr* eNxM = triop(opMUL, rm, eN, eM); |
| switch (ix) { |
| case 0: assign(res, triop(opADD, rm, eA, eNxM)); break; |
| case 1: assign(res, triop(opSUB, rm, eA, eNxM)); break; |
| case 2: assign(res, unop(opNEG, triop(opADD, rm, eA, eNxM))); break; |
| case 3: assign(res, unop(opNEG, triop(opSUB, rm, eA, eNxM))); break; |
| default: vassert(0); |
| } |
| putQReg128(dd, mkV128(0x0000)); |
| putQReg(dd, mkexpr(res)); |
| const HChar* names[4] = { "fmadd", "fmsub", "fnmadd", "fnmsub" }; |
| DIP("%s %s, %s, %s, %s\n", |
| names[ix], nameQReg(szB, dd), nameQReg(szB, nn), |
| nameQReg(szB, mm), nameQReg(szB, aa)); |
| return True; |
| } |
| |
| /* -------- FCVT{N,P,M,Z}{S,U} (scalar, integer) -------- */ |
| /* 30 23 20 18 15 9 4 |
| sf 00 11110 0x 1 00 000 000000 n d FCVTNS Rd, Fn (round to |
| sf 00 11110 0x 1 00 001 000000 n d FCVTNU Rd, Fn nearest) |
| ---------------- 01 -------------- FCVTP-------- (round to +inf) |
| ---------------- 10 -------------- FCVTM-------- (round to -inf) |
| ---------------- 11 -------------- FCVTZ-------- (round to zero) |
| |
| Rd is Xd when sf==1, Wd when sf==0 |
| Fn is Dn when x==1, Sn when x==0 |
| 20:19 carry the rounding mode, using the same encoding as FPCR |
| */ |
| if (INSN(30,23) == BITS8(0,0,1,1,1,1,0,0) && INSN(21,21) == 1 |
| && INSN(18,17) == BITS2(0,0) && INSN(15,10) == BITS6(0,0,0,0,0,0)) { |
| Bool isI64 = INSN(31,31) == 1; |
| Bool isF64 = INSN(22,22) == 1; |
| UInt rm = INSN(20,19); |
| Bool isU = INSN(16,16) == 1; |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| /* Decide on the IR rounding mode to use. */ |
| IRRoundingMode irrm = 8; /*impossible*/ |
| HChar ch = '?'; |
| switch (rm) { |
| case BITS2(0,0): ch = 'n'; irrm = Irrm_NEAREST; break; |
| case BITS2(0,1): ch = 'p'; irrm = Irrm_PosINF; break; |
| case BITS2(1,0): ch = 'm'; irrm = Irrm_NegINF; break; |
| case BITS2(1,1): ch = 'z'; irrm = Irrm_ZERO; break; |
| default: vassert(0); |
| } |
| vassert(irrm != 8); |
| /* Decide on the conversion primop, based on the source size, |
| dest size and signedness (8 possibilities). Case coding: |
| F32 ->s I32 0 |
| F32 ->u I32 1 |
| F32 ->s I64 2 |
| F32 ->u I64 3 |
| F64 ->s I32 4 |
| F64 ->u I32 5 |
| F64 ->s I64 6 |
| F64 ->u I64 7 |
| */ |
| UInt ix = (isF64 ? 4 : 0) | (isI64 ? 2 : 0) | (isU ? 1 : 0); |
| vassert(ix < 8); |
| const IROp ops[8] |
| = { Iop_F32toI32S, Iop_F32toI32U, Iop_F32toI64S, Iop_F32toI64U, |
| Iop_F64toI32S, Iop_F64toI32U, Iop_F64toI64S, Iop_F64toI64U }; |
| IROp op = ops[ix]; |
| // A bit of ATCery: bounce all cases we haven't seen an example of. |
| if (/* F32toI32S */ |
| (op == Iop_F32toI32S && irrm == Irrm_ZERO) /* FCVTZS Wd,Sn */ |
| /* F32toI32U */ |
| /* F32toI64S */ |
| /* F32toI64U */ |
| || (op == Iop_F32toI64U && irrm == Irrm_ZERO) /* FCVTZU Xd,Sn */ |
| /* F64toI32S */ |
| || (op == Iop_F64toI32S && irrm == Irrm_ZERO) /* FCVTZS Wd,Dn */ |
| || (op == Iop_F64toI32S && irrm == Irrm_NegINF) /* FCVTMS Wd,Dn */ |
| || (op == Iop_F64toI32S && irrm == Irrm_PosINF) /* FCVTPS Wd,Dn */ |
| /* F64toI32U */ |
| || (op == Iop_F64toI32U && irrm == Irrm_NegINF) /* FCVTMU Wd,Dn */ |
| || (op == Iop_F64toI32U && irrm == Irrm_ZERO) /* FCVTZU Wd,Dn */ |
| /* F64toI64S */ |
| || (op == Iop_F64toI64S && irrm == Irrm_ZERO) /* FCVTZS Xd,Dn */ |
| /* F64toI64U */ |
| || (op == Iop_F64toI64U && irrm == Irrm_ZERO) /* FCVTZU Xd,Dn */ |
| ) { |
| /* validated */ |
| } else { |
| return False; |
| } |
| UInt srcSzB = isF64 ? 8 : 4; |
| IRType srcTy = isF64 ? Ity_F64 : Ity_F32; |
| IRType dstTy = isI64 ? Ity_I64 : Ity_I32; |
| IRTemp src = newTemp(srcTy); |
| IRTemp dst = newTemp(dstTy); |
| assign(src, getQReg(srcTy, nn)); |
| assign(dst, binop(op, mkU32(irrm), mkexpr(src))); |
| putIRegOrZR(isI64, dd, mkexpr(dst)); |
| DIP("fcvt%c%c %s, %s\n", ch, isU ? 'u' : 's', |
| nameIRegOrZR(isI64, dd), nameQReg(srcSzB, nn)); |
| return True; |
| } |
| |
| /* ---------------- FRINT{I,M,P,Z} (scalar) ---------------- */ |
| /* 31 23 21 17 14 9 4 |
| 000 11110 0x 1001 111 10000 n d FRINTI Fd, Fm (round per FPCR) |
| rm |
| x==0 => S-registers, x==1 => D-registers |
| rm (17:15) encodings: |
| 111 per FPCR (FRINTI) |
| 001 +inf (FRINTP) |
| 010 -inf (FRINTM) |
| 011 zero (FRINTZ) |
| 000 tieeven |
| 100 tieaway |
| 110 per FPCR + "exact = TRUE" |
| 101 unallocated |
| */ |
| if (INSN(31,23) == BITS9(0,0,0,1,1,1,1,0,0) |
| && INSN(21,18) == BITS4(1,0,0,1) && INSN(14,10) == BITS5(1,0,0,0,0)) { |
| Bool isD = INSN(22,22) == 1; |
| UInt rm = INSN(17,15); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IRType ty = isD ? Ity_F64 : Ity_F32; |
| UInt szB = isD ? 8 : 4; |
| IRExpr* irrmE = NULL; |
| UChar ch = '?'; |
| switch (rm) { |
| case BITS3(0,1,1): ch = 'z'; irrmE = mkU32(Irrm_ZERO); break; |
| case BITS3(0,1,0): ch = 'm'; irrmE = mkU32(Irrm_NegINF); break; |
| case BITS3(0,0,1): ch = 'p'; irrmE = mkU32(Irrm_PosINF); break; |
| default: break; |
| } |
| if (irrmE) { |
| IRTemp src = newTemp(ty); |
| IRTemp dst = newTemp(ty); |
| assign(src, getQReg(ty, nn)); |
| assign(dst, binop(isD ? Iop_RoundF64toInt : Iop_RoundF32toInt, |
| irrmE, mkexpr(src))); |
| putQReg128(dd, mkV128(0x0000)); |
| putQReg(dd, mkexpr(dst)); |
| DIP("frint%c %s, %s\n", ch, nameQReg(szB, dd), nameQReg(szB, nn)); |
| return True; |
| } |
| /* else unhandled rounding mode case -- fall through */ |
| } |
| |
| /* ------------------ FCVT (scalar) ------------------ */ |
| /* 31 23 21 16 14 9 4 |
| 000 11110 11 10001 00 10000 n d FCVT Sd, Hn (unimp) |
| --------- 11 ----- 01 --------- FCVT Dd, Hn (unimp) |
| --------- 00 ----- 11 --------- FCVT Hd, Sn (unimp) |
| --------- 00 ----- 01 --------- FCVT Dd, Sn (unimp) |
| --------- 01 ----- 11 --------- FCVT Hd, Dn (unimp) |
| --------- 01 ----- 00 --------- FCVT Sd, Dn (unimp) |
| Rounding, when dst is smaller than src, is per the FPCR. |
| */ |
| if (INSN(31,24) == BITS8(0,0,0,1,1,1,1,0) |
| && INSN(21,17) == BITS5(1,0,0,0,1) |
| && INSN(14,10) == BITS5(1,0,0,0,0)) { |
| UInt b2322 = INSN(23,22); |
| UInt b1615 = INSN(16,15); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| if (b2322 == BITS2(0,0) && b1615 == BITS2(0,1)) { |
| /* Convert S to D */ |
| IRTemp res = newTemp(Ity_F64); |
| assign(res, unop(Iop_F32toF64, getQReg(Ity_F32, nn))); |
| putQReg128(dd, mkV128(0x0000)); |
| putQReg(dd, mkexpr(res)); |
| DIP("fcvt %s, %s\n", nameQReg(8, dd), nameQReg(4, nn)); |
| return True; |
| } |
| if (b2322 == BITS2(0,1) && b1615 == BITS2(0,0)) { |
| /* Convert D to S */ |
| IRTemp res = newTemp(Ity_F32); |
| assign(res, binop(Iop_F64toF32, mkexpr(mk_get_IR_rounding_mode()), |
| getQReg(Ity_F64, nn))); |
| putQReg128(dd, mkV128(0x0000)); |
| putQReg(dd, mkexpr(res)); |
| DIP("fcvt %s, %s\n", nameQReg(4, dd), nameQReg(8, nn)); |
| return True; |
| } |
| /* else unhandled */ |
| } |
| |
| /* ------------------ FABD (scalar) ------------------ */ |
| /* 31 23 20 15 9 4 |
| 011 11110 111 m 110101 n d FABD Dd, Dn, Dm |
| 011 11110 101 m 110101 n d FABD Sd, Sn, Sm |
| */ |
| if (INSN(31,23) == BITS9(0,1,1,1,1,1,1,0,1) && INSN(21,21) == 1 |
| && INSN(15,10) == BITS6(1,1,0,1,0,1)) { |
| Bool isD = INSN(22,22) == 1; |
| UInt mm = INSN(20,16); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IRType ty = isD ? Ity_F64 : Ity_F32; |
| UInt szB = isD ? 8 : 4; |
| IRTemp res = newTemp(ty); |
| assign(res, unop(mkABSF(ty), triop(mkSUBF(ty), |
| mkexpr(mk_get_IR_rounding_mode()), |
| getQReg(ty,nn), getQReg(ty,mm)))); |
| putQReg128(dd, mkV128(0x0000)); |
| putQReg(dd, mkexpr(res)); |
| DIP("fabd %s, %s, %s\n", |
| nameQReg(szB, dd), nameQReg(szB, nn), nameQReg(szB, mm)); |
| return True; |
| } |
| |
| /* FIXME Temporary hacks to get through ld.so FIXME */ |
| |
| /* ------------------ movi vD.4s, #0x0 ------------------ */ |
| /* 0x4F 0x00 0x04 000 vD */ |
| if ((insn & 0xFFFFFFE0) == 0x4F000400) { |
| UInt vD = INSN(4,0); |
| putQReg128(vD, mkV128(0x0000)); |
| DIP("movi v%u.4s, #0x0\n", vD); |
| return True; |
| } |
| |
| /* ------------------ dup vD.2d, xN ------------------ */ |
| /* 0x4E 0x08 0000 11 xN(5) vD(5) */ |
| if ((insn & 0xFFFFFC00) == 0x4E080C00) { |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| IRTemp src64 = newTemp(Ity_I64); |
| assign(src64, getIReg64orZR(nn)); |
| IRTemp res = newTemp(Ity_V128); |
| assign(res, binop(Iop_64HLtoV128, mkexpr(src64), mkexpr(src64))); |
| putQReg128(dd, mkexpr(res)); |
| DIP("dup v%u.2d, x%u\n", dd, nn); |
| return True; |
| } |
| |
| /* ---------------- MOV vD.16b, vN.16b ---------------- */ |
| /* 31 23 20 15 9 4 |
| 010 01110 101 m 000111 n d ORR vD.16b, vN.16b, vM.16b |
| This only handles the N == M case. |
| */ |
| if (INSN(31,24) == BITS8(0,1,0,0,1,1,1,0) |
| && INSN(23,21) == BITS3(1,0,1) && INSN(15,10) == BITS6(0,0,0,1,1,1)) { |
| UInt mm = INSN(20,16); |
| UInt nn = INSN(9,5); |
| UInt dd = INSN(4,0); |
| if (mm == nn) { |
| putQReg128(dd, getQReg128(nn)); |
| DIP("mov v%u.16b, v%u.16b\n", dd, nn); |
| return True; |
| } |
| /* else it's really an ORR; fall through. */ |
| } |
| |
| vex_printf("ARM64 front end: simd_and_fp\n"); |
| return False; |
| # undef INSN |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Disassemble a single ARM64 instruction ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* Disassemble a single ARM64 instruction into IR. The instruction |
| has is located at |guest_instr| and has guest IP of |
| |guest_PC_curr_instr|, which will have been set before the call |
| here. Returns True iff the instruction was decoded, in which case |
| *dres will be set accordingly, or False, in which case *dres should |
| be ignored by the caller. */ |
| |
| static |
| Bool disInstr_ARM64_WRK ( |
| /*MB_OUT*/DisResult* dres, |
| Bool (*resteerOkFn) ( /*opaque*/void*, Addr64 ), |
| Bool resteerCisOk, |
| void* callback_opaque, |
| UChar* guest_instr, |
| VexArchInfo* archinfo, |
| VexAbiInfo* abiinfo |
| ) |
| { |
| // A macro to fish bits out of 'insn'. |
| # define INSN(_bMax,_bMin) SLICE_UInt(insn, (_bMax), (_bMin)) |
| |
| //ZZ DisResult dres; |
| //ZZ UInt insn; |
| //ZZ //Bool allow_VFP = False; |
| //ZZ //UInt hwcaps = archinfo->hwcaps; |
| //ZZ IRTemp condT; /* :: Ity_I32 */ |
| //ZZ UInt summary; |
| //ZZ HChar dis_buf[128]; // big enough to hold LDMIA etc text |
| //ZZ |
| //ZZ /* What insn variants are we supporting today? */ |
| //ZZ //allow_VFP = (0 != (hwcaps & VEX_HWCAPS_ARM_VFP)); |
| //ZZ // etc etc |
| |
| /* Set result defaults. */ |
| dres->whatNext = Dis_Continue; |
| dres->len = 4; |
| dres->continueAt = 0; |
| dres->jk_StopHere = Ijk_INVALID; |
| |
| /* At least this is simple on ARM64: insns are all 4 bytes long, and |
| 4-aligned. So just fish the whole thing out of memory right now |
| and have done. */ |
| UInt insn = getUIntLittleEndianly( guest_instr ); |
| |
| if (0) vex_printf("insn: 0x%x\n", insn); |
| |
| DIP("\t(arm64) 0x%llx: ", (ULong)guest_PC_curr_instr); |
| |
| vassert(0 == (guest_PC_curr_instr & 3ULL)); |
| |
| /* ----------------------------------------------------------- */ |
| |
| /* Spot "Special" instructions (see comment at top of file). */ |
| { |
| UChar* code = (UChar*)guest_instr; |
| /* Spot the 16-byte preamble: |
| 93CC0D8C ror x12, x12, #3 |
| 93CC358C ror x12, x12, #13 |
| 93CCCD8C ror x12, x12, #51 |
| 93CCF58C ror x12, x12, #61 |
| */ |
| UInt word1 = 0x93CC0D8C; |
| UInt word2 = 0x93CC358C; |
| UInt word3 = 0x93CCCD8C; |
| UInt word4 = 0x93CCF58C; |
| if (getUIntLittleEndianly(code+ 0) == word1 && |
| getUIntLittleEndianly(code+ 4) == word2 && |
| getUIntLittleEndianly(code+ 8) == word3 && |
| getUIntLittleEndianly(code+12) == word4) { |
| /* Got a "Special" instruction preamble. Which one is it? */ |
| if (getUIntLittleEndianly(code+16) == 0xAA0A014A |
| /* orr x10,x10,x10 */) { |
| /* X3 = client_request ( X4 ) */ |
| DIP("x3 = client_request ( x4 )\n"); |
| putPC(mkU64( guest_PC_curr_instr + 20 )); |
| dres->jk_StopHere = Ijk_ClientReq; |
| dres->whatNext = Dis_StopHere; |
| return True; |
| } |
| else |
| if (getUIntLittleEndianly(code+16) == 0xAA0B016B |
| /* orr x11,x11,x11 */) { |
| /* X3 = guest_NRADDR */ |
| DIP("x3 = guest_NRADDR\n"); |
| dres->len = 20; |
| putIReg64orZR(3, IRExpr_Get( OFFB_NRADDR, Ity_I64 )); |
| return True; |
| } |
| else |
| if (getUIntLittleEndianly(code+16) == 0xAA0C018C |
| /* orr x12,x12,x12 */) { |
| /* branch-and-link-to-noredir X8 */ |
| DIP("branch-and-link-to-noredir x8\n"); |
| putIReg64orZR(30, mkU64(guest_PC_curr_instr + 20)); |
| putPC(getIReg64orZR(8)); |
| dres->jk_StopHere = Ijk_NoRedir; |
| dres->whatNext = Dis_StopHere; |
| return True; |
| } |
| else |
| if (getUIntLittleEndianly(code+16) == 0xAA090129 |
| /* orr x9,x9,x9 */) { |
| /* IR injection */ |
| DIP("IR injection\n"); |
| vex_inject_ir(irsb, Iend_LE); |
| // Invalidate the current insn. The reason is that the IRop we're |
| // injecting here can change. In which case the translation has to |
| // be redone. For ease of handling, we simply invalidate all the |
| // time. |
| stmt(IRStmt_Put(OFFB_TISTART, mkU64(guest_PC_curr_instr))); |
| stmt(IRStmt_Put(OFFB_TILEN, mkU64(20))); |
| putPC(mkU64( guest_PC_curr_instr + 20 )); |
| dres->whatNext = Dis_StopHere; |
| dres->jk_StopHere = Ijk_TInval; |
| return True; |
| } |
| /* We don't know what it is. */ |
| return False; |
| /*NOTREACHED*/ |
| } |
| } |
| |
| /* ----------------------------------------------------------- */ |
| |
| /* Main ARM64 instruction decoder starts here. */ |
| |
| Bool ok = False; |
| |
| /* insn[28:25] determines the top-level grouping, so let's start |
| off with that. |
| |
| For all of these dis_ARM64_ functions, we pass *dres with the |
| normal default results "insn OK, 4 bytes long, keep decoding" so |
| they don't need to change it. However, decodes of control-flow |
| insns may cause *dres to change. |
| */ |
| switch (INSN(28,25)) { |
| case BITS4(1,0,0,0): case BITS4(1,0,0,1): |
| // Data processing - immediate |
| ok = dis_ARM64_data_processing_immediate(dres, insn); |
| break; |
| case BITS4(1,0,1,0): case BITS4(1,0,1,1): |
| // Branch, exception generation and system instructions |
| ok = dis_ARM64_branch_etc(dres, insn); |
| break; |
| case BITS4(0,1,0,0): case BITS4(0,1,1,0): |
| case BITS4(1,1,0,0): case BITS4(1,1,1,0): |
| // Loads and stores |
| ok = dis_ARM64_load_store(dres, insn); |
| break; |
| case BITS4(0,1,0,1): case BITS4(1,1,0,1): |
| // Data processing - register |
| ok = dis_ARM64_data_processing_register(dres, insn); |
| break; |
| case BITS4(0,1,1,1): case BITS4(1,1,1,1): |
| // Data processing - SIMD and floating point |
| ok = dis_ARM64_simd_and_fp(dres, insn); |
| break; |
| case BITS4(0,0,0,0): case BITS4(0,0,0,1): |
| case BITS4(0,0,1,0): case BITS4(0,0,1,1): |
| // UNALLOCATED |
| break; |
| default: |
| vassert(0); /* Can't happen */ |
| } |
| |
| /* If the next-level down decoders failed, make sure |dres| didn't |
| get changed. */ |
| if (!ok) { |
| vassert(dres->whatNext == Dis_Continue); |
| vassert(dres->len == 4); |
| vassert(dres->continueAt == 0); |
| vassert(dres->jk_StopHere == Ijk_INVALID); |
| } |
| |
| return ok; |
| |
| # undef INSN |
| } |
| |
| |
| /*------------------------------------------------------------*/ |
| /*--- Top-level fn ---*/ |
| /*------------------------------------------------------------*/ |
| |
| /* Disassemble a single instruction into IR. The instruction |
| is located in host memory at &guest_code[delta]. */ |
| |
| DisResult disInstr_ARM64 ( IRSB* irsb_IN, |
| Bool (*resteerOkFn) ( void*, Addr64 ), |
| Bool resteerCisOk, |
| void* callback_opaque, |
| UChar* guest_code_IN, |
| Long delta_IN, |
| Addr64 guest_IP, |
| VexArch guest_arch, |
| VexArchInfo* archinfo, |
| VexAbiInfo* abiinfo, |
| Bool host_bigendian_IN, |
| Bool sigill_diag_IN ) |
| { |
| DisResult dres; |
| vex_bzero(&dres, sizeof(dres)); |
| |
| /* Set globals (see top of this file) */ |
| vassert(guest_arch == VexArchARM64); |
| |
| irsb = irsb_IN; |
| host_is_bigendian = host_bigendian_IN; |
| guest_PC_curr_instr = (Addr64)guest_IP; |
| |
| /* Try to decode */ |
| Bool ok = disInstr_ARM64_WRK( &dres, |
| resteerOkFn, resteerCisOk, callback_opaque, |
| (UChar*)&guest_code_IN[delta_IN], |
| archinfo, abiinfo ); |
| if (ok) { |
| /* All decode successes end up here. */ |
| vassert(dres.len == 4 /*|| dres.len == 20*/); |
| switch (dres.whatNext) { |
| case Dis_Continue: |
| putPC( mkU64(dres.len + guest_PC_curr_instr) ); |
| break; |
| case Dis_ResteerU: |
| case Dis_ResteerC: |
| putPC(mkU64(dres.continueAt)); |
| break; |
| case Dis_StopHere: |
| break; |
| default: |
| vassert(0); |
| } |
| DIP("\n"); |
| } else { |
| /* All decode failures end up here. */ |
| if (sigill_diag_IN) { |
| Int i, j; |
| UChar buf[64]; |
| UInt insn |
| = getUIntLittleEndianly( (UChar*)&guest_code_IN[delta_IN] ); |
| vex_bzero(buf, sizeof(buf)); |
| for (i = j = 0; i < 32; i++) { |
| if (i > 0) { |
| if ((i & 7) == 0) buf[j++] = ' '; |
| else if ((i & 3) == 0) buf[j++] = '\''; |
| } |
| buf[j++] = (insn & (1<<(31-i))) ? '1' : '0'; |
| } |
| vex_printf("disInstr(arm64): unhandled instruction 0x%08x\n", insn); |
| vex_printf("disInstr(arm64): %s\n", buf); |
| } |
| |
| /* Tell the dispatcher that this insn cannot be decoded, and so |
| has not been executed, and (is currently) the next to be |
| executed. PC should be up-to-date since it is made so at the |
| start of each insn, but nevertheless be paranoid and update |
| it again right now. */ |
| putPC( mkU64(guest_PC_curr_instr) ); |
| dres.whatNext = Dis_StopHere; |
| dres.len = 0; |
| dres.continueAt = 0; |
| dres.jk_StopHere = Ijk_NoDecode; |
| } |
| return dres; |
| } |
| |
| /*--------------------------------------------------------------------*/ |
| /*--- end guest_arm64_toIR.c ---*/ |
| /*--------------------------------------------------------------------*/ |