blob: f59de057d68d172e894c287332641a2183d1aea1 [file] [log] [blame]
# frv testcase for csra $GRi,$GRj,$GRk,$CCi,$cond
# mach: all
.include "testutils.inc"
start
.global csra
csra:
set_spr_immed 0x1b1b,cccr
set_gr_limmed 0xdead,0xbee0,gr7 ; Shift by 0
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x05,0 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc0,1
test_icc 0 1 0 1 icc0
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbee1,gr7 ; Shift by 1
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,0 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc0,1
test_icc 1 1 1 1 icc0
test_gr_limmed 0xc000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; Shift by 31
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,0 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc4,1
test_icc 1 1 1 1 icc0
test_gr_immed -1,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; clear register
set_gr_limmed 0x4000,0x0000,gr8
set_icc 0x0a,0 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc4,1
test_icc 1 0 1 0 icc0
test_gr_immed 0x00000000,gr8
set_gr_limmed 0xdead,0xbee0,gr7 ; Shift by 0
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x05,0 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc0,0
test_icc 0 1 0 1 icc0
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbee1,gr7 ; Shift by 1
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,0 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc0,0
test_icc 1 1 1 1 icc0
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; Shift by 31
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,0 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc4,0
test_icc 1 1 1 1 icc0
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; clear register
set_gr_limmed 0x4000,0x0000,gr8
set_icc 0x0a,0 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc4,0
test_icc 1 0 1 0 icc0
test_gr_limmed 0x4000,0x0000,gr8
set_gr_limmed 0xdead,0xbee0,gr7 ; Shift by 0
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x05,1 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc1,0
test_icc 0 1 0 1 icc1
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbee1,gr7 ; Shift by 1
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,1 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc1,0
test_icc 1 1 1 1 icc1
test_gr_limmed 0xc000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; Shift by 31
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,1 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc5,0
test_icc 1 1 1 1 icc1
test_gr_immed -1,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; clear register
set_gr_limmed 0x4000,0x0000,gr8
set_icc 0x0a,1 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc5,0
test_icc 1 0 1 0 icc1
test_gr_immed 0x00000000,gr8
set_gr_limmed 0xdead,0xbee0,gr7 ; Shift by 0
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x05,1 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc1,1
test_icc 0 1 0 1 icc1
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbee1,gr7 ; Shift by 1
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,1 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc1,1
test_icc 1 1 1 1 icc1
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; Shift by 31
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,1 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc5,1
test_icc 1 1 1 1 icc1
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; clear register
set_gr_limmed 0x4000,0x0000,gr8
set_icc 0x0a,1 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc5,1
test_icc 1 0 1 0 icc1
test_gr_limmed 0x4000,0x0000,gr8
set_gr_limmed 0xdead,0xbee0,gr7 ; Shift by 0
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x05,2 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc2,0
test_icc 0 1 0 1 icc2
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbee1,gr7 ; Shift by 1
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,2 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc2,0
test_icc 1 1 1 1 icc2
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; Shift by 31
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,2 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc6,1
test_icc 1 1 1 1 icc2
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; clear register
set_gr_limmed 0x4000,0x0000,gr8
set_icc 0x0a,2 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc6,1
test_icc 1 0 1 0 icc2
test_gr_limmed 0x4000,0x0000,gr8
set_gr_limmed 0xdead,0xbee0,gr7 ; Shift by 0
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x05,3 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc3,0
test_icc 0 1 0 1 icc3
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbee1,gr7 ; Shift by 1
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,3 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc3,0
test_icc 1 1 1 1 icc3
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; Shift by 31
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x0f,3 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc7,1
test_icc 1 1 1 1 icc3
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xdead,0xbeff,gr7 ; clear register
set_gr_limmed 0x4000,0x0000,gr8
set_icc 0x0a,3 ; Set mask opposite of expected
csra gr8,gr7,gr8,cc7,1
test_icc 1 0 1 0 icc3
test_gr_limmed 0x4000,0x0000,gr8
pass