tree cce1f9557669fbee7dbc7f99faac5cbf54cabd5a
parent b6d18e77041edae105b32d667c28fe752534f691
author Paul Burton <paul.burton@mips.com> 1541808726 +0000
committer Paul Burton <paul.burton@mips.com> 1541812817 -0800
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iIsEABYIADMWIQRgLjeFAZEXQzy86/s+p5+stXUA3QUCW+YyURUccGF1bC5idXJ0
 b25AbWlwcy5jb20ACgkQPqefrLV1AN2+1gD+NLGjg/dRLw28BIDtjXYrh4/a64W4
 dMzSEO7hifTMBj0BAMveHj9W8QyfsGX5C8M4NhrbIAn460adApNtdxkYvEoE
 =gk8w
 -----END PGP SIGNATURE-----

MIPS: Boston: Disable EG20T prefetch

The Intel EG20T Platform Controller Hub used on the MIPS Boston
development board supports prefetching memory to optimize DMA transfers.
Unfortunately for unknown reasons this doesn't work well with some MIPS
CPUs such as the P6600, particularly when using an I/O Coherence Unit
(IOCU) to provide cache-coherent DMA. In these systems it is common for
DMA data to be lost, resulting in broken access to EG20T devices such as
the MMC or SATA controllers.

Support for a DT property to configure the prefetching was added a while
back by commit 549ce8f134bd ("misc: pch_phub: Read prefetch value from
device tree if passed") but we never added the DT snippet to make use of
it. Add that now in order to disable the prefetching & fix DMA on the
affected systems.

Signed-off-by: Paul Burton <paul.burton@mips.com>
Patchwork: https://patchwork.linux-mips.org/patch/21068/
Cc: linux-mips@linux-mips.org