tree c2d974a907e1e4b4add746f3590c47af5b6ec437
parent 54d1cf78b0f4ba348a7c7fb8b7d0708d71b6cc8a
author Sylwester Nawrocki <s.nawrocki@samsung.com> 1552412406 +0100
committer Mark Brown <broonie@kernel.org> 1552489487 +0000
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQFHBAABCgAxFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAlyJHA8THGJyb29uaWVA
 a2VybmVsLm9yZwAKCRAk1otyXVSH0BE0B/0cgm5ALjQD62v9hWZJWkcidxV9s+Na
 DBIAwaJX30ZMaY/Hv3gOiU0Kbhi3Knp++PB0NX18NzdMF/9vzVKQO+0gkhTB+N+p
 7aXPvIX4cF99c0vRX5OdeBiunZuE1IHjdrDyQOdHPyeDrQeBqPmQhxQgR90vnzsM
 ZDkmpLqJgVN+J4jfQz0lIesA59bq9U6ZxnEkXi/rqNoOWglpOb6Nakpj4ig27Bue
 oCy013fXn0HBHNFDJFuxxkG5HqCoz+t8TbXE+XAVchJDkghmUXFykNUqedoTyPVR
 okhge6JavwLwgQL0XKgJfB2toPnKM6RUeglgREIdRU6rS3/WzHeJS9nj
 =ZdRM
 -----END PGP SIGNATURE-----

ASoC: samsung: odroid: Fix clock configuration for 44100 sample rate

After commit fbeec965b8d1c ("ASoC: samsung: odroid: Fix 32000 sample rate
handling") the audio root clock frequency is configured improperly for
44100 sample rate. Due to clock rate rounding it's 20070401 Hz instead
of 22579000 Hz. This results in a too low value of the PSR clock divider
in the CPU DAI driver and too fast actual sample rate for fs=44100. E.g.
1 kHz tone has actual 1780 Hz frequency (1 kHz * 20070401/22579000 * 2).

Fix this by increasing the correction passed to clk_set_rate() to take
into account inaccuracy of the EPLL frequency properly.

Fixes: fbeec965b8d1c ("ASoC: samsung: odroid: Fix 32000 sample rate handling")
Reported-by: JaeChul Lee <jcsing.lee@samsung.com>
Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Signed-off-by: Mark Brown <broonie@kernel.org>