Google GitGoogle Git
Sign in
android/platform/external/flashrom/5cc63e2f
commit
5cc63e2fcb2f173accb6499404f26e14d554faf0
[log]
author
Nikolai Artemiev <nartemiev@google.com>
Sat Jul 10 18:18:13 2021 +1000
committer
Commit Bot <commit-bot@chromium.org>
Fri Aug 20 09:02:05 2021 +0000
tree
48efeffa166f67bf463de392d09e35331e532db1
parent
6310c313581fc617bd8849c06afce6f682e479f3 [diff]
wp_chip_info: add per-chip writeprotect register info

Add a bitmask for each chip indicating which bits in SR1 have an effect
on the selected memory protection range.

In addition to the bits in SR1, there are a few bits in other registers
that affect the selected range. There are only 3 such bits, so they are
just represented as special-case flags for each chip.

BUG=b:182223106
BRANCH=none
TEST=builds

Signed-off-by: Nikolai Artemiev <nartemiev@google.com>
Change-Id: Ib69bc29232e9aa6669eabb806a361dbe8ffa1f3a
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/third_party/flashrom/+/3017171
Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
2 files changed
tree: 48efeffa166f67bf463de392d09e35331e532db1
  1. Documentation/
  2. subprojects/
  3. tests/
  4. util/
  5. .gitattributes
  6. .gitignore
  7. 82802ab.c
  8. action_descriptor.c
  9. action_descriptor.h
  10. amd_imc.c
  11. archtest.c
  12. at45db.c
  13. atahpt.c
  14. atapromise.c
  15. atavia.c
  16. big_lock.c
  17. big_lock.h
  18. bitbang_spi.c
  19. board_enable.c
  20. buspirate_spi.c
  21. cbtable.c
  22. ch341a_spi.c
  23. chipdrivers.h
  24. chipset_enable.c
  25. cli_classic.c
  26. cli_common.c
  27. cli_output.c
  28. COPYING
  29. coreboot_tables.h
  30. cros_alias.c
  31. cros_ec.c
  32. cros_ec.h
  33. cros_ec_commands.h
  34. cros_ec_dev.c
  35. custom_baud.c
  36. custom_baud.h
  37. dediprog.c
  38. developerbox_spi.c
  39. digilent_spi.c
  40. dmi.c
  41. drkaiser.c
  42. dummyflasher.c
  43. edi.c
  44. edi.h
  45. en29lv640b.c
  46. endiantest.c
  47. ene.h
  48. ene_lpc.c
  49. file_lock.c
  50. flash.h
  51. flashchips.c
  52. flashchips.h
  53. flashchips_crosbl.c
  54. flashrom.8.tmpl
  55. flashrom.c
  56. fmap.c
  57. fmap.h
  58. ft2232_spi.c
  59. gfxnvidia.c
  60. helpers.c
  61. hwaccess.c
  62. hwaccess.h
  63. hwaccess_x86_io.h
  64. i2c_helper.h
  65. i2c_helper_linux.c
  66. ich_descriptors.c
  67. ich_descriptors.h
  68. ichspi.c
  69. internal.c
  70. ipc_lock.h
  71. it8212.c
  72. it85spi.c
  73. it87spi.c
  74. jedec.c
  75. jlink_spi.c
  76. layout.c
  77. layout.h
  78. libflashrom.c
  79. libflashrom.h
  80. libflashrom.map
  81. linux_mtd.c
  82. linux_spi.c
  83. lspcon_i2c_spi.c
  84. Makefile
  85. mcp6x_spi.c
  86. mec1308.c
  87. meson.build
  88. meson_options.txt
  89. mstarddc_spi.c
  90. ni845x_spi.c
  91. nic3com.c
  92. nicintel.c
  93. nicintel_eeprom.c
  94. nicintel_spi.c
  95. nicnatsemi.c
  96. nicrealtek.c
  97. ogp_spi.c
  98. opaque.c
  99. os.h
  100. OWNERS
  101. pcidev.c
  102. physmap.c
  103. pickit2_spi.c
  104. platform.h
  105. pony_spi.c
  106. power.c
  107. power.h
  108. PRESUBMIT.cfg
  109. print.c
  110. print_wiki.c
  111. processor_enable.c
  112. programmer.c
  113. programmer.h
  114. programmer_table.c
  115. raiden_debug_spi.c
  116. rayer_spi.c
  117. README
  118. README.chromiumos
  119. realtek_mst_i2c_spi.c
  120. s25f.c
  121. satamv.c
  122. satasii.c
  123. sb600spi.c
  124. serial.c
  125. serprog.c
  126. serprog.h
  127. sfdp.c
  128. spi.c
  129. spi.h
  130. spi25.c
  131. spi25_statusreg.c
  132. spi95.c
  133. sst28sf040.c
  134. sst49lfxxxc.c
  135. sst_fwhub.c
  136. stlinkv3_spi.c
  137. stm50.c
  138. udelay.c
  139. usb_device.c
  140. usb_device.h
  141. usbblaster_spi.c
  142. usbdev.c
  143. w29ee011.c
  144. w39.c
  145. wbsio_spi.c
  146. wp_statusreg.c
  147. writeprotect.c
  148. writeprotect.h