| #ifndef _UAPI_MEDIA_MSMB_ISP_H |
| #define _UAPI_MEDIA_MSMB_ISP_H |
| |
| #include <linux/videodev2.h> |
| |
| #define MAX_PLANES_PER_STREAM 3 |
| #define MAX_NUM_STREAM 7 |
| |
| #define ISP_VERSION_40 40 |
| #define ISP_VERSION_32 32 |
| #define ISP_NATIVE_BUF_BIT 0x10000 |
| #define ISP0_BIT 0x20000 |
| #define ISP1_BIT 0x40000 |
| #define ISP_STATS_STREAM_BIT 0x80000000 |
| |
| enum ISP_START_PIXEL_PATTERN { |
| ISP_BAYER_RGRGRG, |
| ISP_BAYER_GRGRGR, |
| ISP_BAYER_BGBGBG, |
| ISP_BAYER_GBGBGB, |
| ISP_YUV_YCbYCr, |
| ISP_YUV_YCrYCb, |
| ISP_YUV_CbYCrY, |
| ISP_YUV_CrYCbY, |
| ISP_PIX_PATTERN_MAX |
| }; |
| |
| enum msm_vfe_plane_fmt { |
| Y_PLANE, |
| CB_PLANE, |
| CR_PLANE, |
| CRCB_PLANE, |
| CBCR_PLANE, |
| VFE_PLANE_FMT_MAX |
| }; |
| |
| enum msm_vfe_input_src { |
| VFE_PIX_0, |
| VFE_RAW_0, |
| VFE_RAW_1, |
| VFE_RAW_2, |
| VFE_SRC_MAX, |
| }; |
| |
| enum msm_vfe_axi_stream_src { |
| PIX_ENCODER, |
| PIX_VIEWFINDER, |
| CAMIF_RAW, |
| IDEAL_RAW, |
| RDI_INTF_0, |
| RDI_INTF_1, |
| RDI_INTF_2, |
| VFE_AXI_SRC_MAX |
| }; |
| |
| enum msm_vfe_frame_skip_pattern { |
| NO_SKIP, |
| EVERY_2FRAME, |
| EVERY_3FRAME, |
| EVERY_4FRAME, |
| EVERY_5FRAME, |
| EVERY_6FRAME, |
| EVERY_7FRAME, |
| EVERY_8FRAME, |
| EVERY_16FRAME, |
| EVERY_32FRAME, |
| MAX_SKIP, |
| }; |
| |
| enum msm_vfe_camif_input { |
| CAMIF_DISABLED, |
| CAMIF_PAD_REG_INPUT, |
| CAMIF_MIDDI_INPUT, |
| CAMIF_MIPI_INPUT, |
| }; |
| |
| struct msm_vfe_camif_cfg { |
| uint32_t lines_per_frame; |
| uint32_t pixels_per_line; |
| uint32_t first_pixel; |
| uint32_t last_pixel; |
| uint32_t first_line; |
| uint32_t last_line; |
| uint32_t epoch_line0; |
| uint32_t epoch_line1; |
| enum msm_vfe_camif_input camif_input; |
| }; |
| |
| enum msm_vfe_inputmux { |
| CAMIF, |
| TESTGEN, |
| EXTERNAL_READ, |
| }; |
| |
| struct msm_vfe_pix_cfg { |
| struct msm_vfe_camif_cfg camif_cfg; |
| enum msm_vfe_inputmux input_mux; |
| enum ISP_START_PIXEL_PATTERN pixel_pattern; |
| }; |
| |
| struct msm_vfe_rdi_cfg { |
| uint8_t cid; |
| uint8_t frame_based; |
| }; |
| |
| struct msm_vfe_input_cfg { |
| union { |
| struct msm_vfe_pix_cfg pix_cfg; |
| struct msm_vfe_rdi_cfg rdi_cfg; |
| } d; |
| enum msm_vfe_input_src input_src; |
| uint32_t input_pix_clk; |
| }; |
| |
| struct msm_vfe_axi_plane_cfg { |
| uint32_t output_width; /*Include padding*/ |
| uint32_t output_height; |
| uint32_t output_stride; |
| uint32_t output_scan_lines; |
| uint32_t output_plane_format; /*Y/Cb/Cr/CbCr*/ |
| uint32_t plane_addr_offset; |
| uint8_t csid_src; /*RDI 0-2*/ |
| uint8_t rdi_cid;/*CID 1-16*/ |
| }; |
| |
| struct msm_vfe_axi_stream_request_cmd { |
| uint32_t session_id; |
| uint32_t stream_id; |
| uint32_t output_format;/*Planar/RAW/Misc*/ |
| enum msm_vfe_axi_stream_src stream_src; /*CAMIF/IDEAL/RDIs*/ |
| struct msm_vfe_axi_plane_cfg plane_cfg[MAX_PLANES_PER_STREAM]; |
| |
| uint32_t burst_count; |
| uint32_t hfr_mode; |
| uint8_t frame_base; |
| |
| uint32_t init_frame_drop; /*MAX 31 Frames*/ |
| enum msm_vfe_frame_skip_pattern frame_skip_pattern; |
| uint8_t buf_divert; /* if TRUE no vb2 buf done. */ |
| /*Return values*/ |
| uint32_t axi_stream_handle; |
| }; |
| |
| struct msm_vfe_axi_stream_release_cmd { |
| uint32_t stream_handle; |
| }; |
| |
| enum msm_vfe_axi_stream_cmd { |
| STOP_STREAM, |
| START_STREAM, |
| }; |
| |
| struct msm_vfe_axi_stream_cfg_cmd { |
| uint8_t num_streams; |
| uint32_t stream_handle[MAX_NUM_STREAM]; |
| enum msm_vfe_axi_stream_cmd cmd; |
| }; |
| |
| enum msm_vfe_axi_stream_update_type { |
| ENABLE_STREAM_BUF_DIVERT, |
| DISABLE_STREAM_BUF_DIVERT, |
| UPDATE_STREAM_FRAMEDROP_PATTERN, |
| }; |
| |
| struct msm_vfe_axi_stream_update_cmd { |
| uint32_t stream_handle; |
| enum msm_vfe_axi_stream_update_type update_type; |
| enum msm_vfe_frame_skip_pattern skip_pattern; |
| }; |
| |
| enum msm_isp_stats_type { |
| MSM_ISP_STATS_AEC, /* legacy based AEC */ |
| MSM_ISP_STATS_AF, /* legacy based AF */ |
| MSM_ISP_STATS_AWB, /* legacy based AWB */ |
| MSM_ISP_STATS_RS, /* legacy based RS */ |
| MSM_ISP_STATS_CS, /* legacy based CS */ |
| MSM_ISP_STATS_IHIST, /* legacy based HIST */ |
| MSM_ISP_STATS_SKIN, /* legacy based SKIN */ |
| MSM_ISP_STATS_BG, /* Bayer Grids */ |
| MSM_ISP_STATS_BF, /* Bayer Focus */ |
| MSM_ISP_STATS_BE, /* Bayer Exposure*/ |
| MSM_ISP_STATS_BHIST, /* Bayer Hist */ |
| MSM_ISP_STATS_MAX /* MAX */ |
| }; |
| |
| struct msm_vfe_stats_stream_request_cmd { |
| uint32_t session_id; |
| uint32_t stream_id; |
| enum msm_isp_stats_type stats_type; |
| uint32_t composite_flag; |
| uint32_t framedrop_pattern; |
| uint32_t irq_subsample_pattern; |
| uint32_t buffer_offset; |
| uint32_t stream_handle; |
| }; |
| |
| struct msm_vfe_stats_stream_release_cmd { |
| uint32_t stream_handle; |
| }; |
| |
| struct msm_vfe_stats_stream_cfg_cmd { |
| uint8_t num_streams; |
| uint32_t stream_handle[MSM_ISP_STATS_MAX]; |
| uint8_t enable; |
| }; |
| |
| enum msm_vfe_reg_cfg_type { |
| VFE_WRITE, |
| VFE_WRITE_MB, |
| VFE_READ, |
| VFE_CFG_MASK, |
| VFE_WRITE_DMI_16BIT, |
| VFE_WRITE_DMI_32BIT, |
| VFE_WRITE_DMI_64BIT, |
| VFE_READ_DMI_16BIT, |
| VFE_READ_DMI_32BIT, |
| VFE_READ_DMI_64BIT, |
| }; |
| |
| struct msm_vfe_cfg_cmd2 { |
| uint16_t num_cfg; |
| uint16_t cmd_len; |
| void __user *cfg_data; |
| void __user *cfg_cmd; |
| }; |
| |
| struct msm_vfe_reg_rw_info { |
| uint32_t reg_offset; |
| uint32_t cmd_data_offset; |
| uint32_t len; |
| }; |
| |
| struct msm_vfe_reg_mask_info { |
| uint32_t reg_offset; |
| uint32_t mask; |
| uint32_t val; |
| }; |
| |
| struct msm_vfe_reg_dmi_info { |
| uint32_t hi_tbl_offset; /*Optional*/ |
| uint32_t lo_tbl_offset; /*Required*/ |
| uint32_t len; |
| }; |
| |
| struct msm_vfe_reg_cfg_cmd { |
| union { |
| struct msm_vfe_reg_rw_info rw_info; |
| struct msm_vfe_reg_mask_info mask_info; |
| struct msm_vfe_reg_dmi_info dmi_info; |
| } u; |
| enum msm_vfe_reg_cfg_type cmd_type; |
| }; |
| |
| enum msm_isp_buf_type { |
| ISP_PRIVATE_BUF, |
| ISP_SHARE_BUF, |
| MAX_ISP_BUF_TYPE, |
| }; |
| |
| struct msm_isp_buf_request { |
| uint32_t session_id; |
| uint32_t stream_id; |
| uint8_t num_buf; |
| uint32_t handle; |
| enum msm_isp_buf_type buf_type; |
| }; |
| |
| struct msm_isp_qbuf_info { |
| uint32_t handle; |
| int buf_idx; |
| /*Only used for prepare buffer*/ |
| struct v4l2_buffer buffer; |
| /*Only used for diverted buffer*/ |
| uint32_t dirty_buf; |
| }; |
| |
| struct msm_vfe_axi_src_state { |
| enum msm_vfe_input_src input_src; |
| uint32_t src_active; |
| }; |
| |
| enum msm_isp_event_idx { |
| ISP_REG_UPDATE = 0, |
| ISP_START_ACK = 1, |
| ISP_STOP_ACK = 2, |
| ISP_IRQ_VIOLATION = 3, |
| ISP_WM_BUS_OVERFLOW = 4, |
| ISP_STATS_OVERFLOW = 5, |
| ISP_CAMIF_ERROR = 6, |
| ISP_SOF = 7, |
| ISP_EOF = 8, |
| ISP_EVENT_MAX = 9 |
| }; |
| |
| #define ISP_EVENT_OFFSET 8 |
| #define ISP_EVENT_BASE (V4L2_EVENT_PRIVATE_START) |
| #define ISP_BUF_EVENT_BASE (ISP_EVENT_BASE + (1 << ISP_EVENT_OFFSET)) |
| #define ISP_STATS_EVENT_BASE (ISP_EVENT_BASE + (2 << ISP_EVENT_OFFSET)) |
| #define ISP_EVENT_REG_UPDATE (ISP_EVENT_BASE + ISP_REG_UPDATE) |
| #define ISP_EVENT_START_ACK (ISP_EVENT_BASE + ISP_START_ACK) |
| #define ISP_EVENT_STOP_ACK (ISP_EVENT_BASE + ISP_STOP_ACK) |
| #define ISP_EVENT_IRQ_VIOLATION (ISP_EVENT_BASE + ISP_IRQ_VIOLATION) |
| #define ISP_EVENT_WM_BUS_OVERFLOW (ISP_EVENT_BASE + ISP_WM_BUS_OVERFLOW) |
| #define ISP_EVENT_STATS_OVERFLOW (ISP_EVENT_BASE + ISP_STATS_OVERFLOW) |
| #define ISP_EVENT_CAMIF_ERROR (ISP_EVENT_BASE + ISP_CAMIF_ERROR) |
| #define ISP_EVENT_SOF (ISP_EVENT_BASE + ISP_SOF) |
| #define ISP_EVENT_EOF (ISP_EVENT_BASE + ISP_EOF) |
| #define ISP_EVENT_BUF_DIVERT (ISP_BUF_EVENT_BASE) |
| #define ISP_EVENT_STATS_NOTIFY (ISP_STATS_EVENT_BASE) |
| #define ISP_EVENT_COMP_STATS_NOTIFY (ISP_EVENT_STATS_NOTIFY + MSM_ISP_STATS_MAX) |
| /* The msm_v4l2_event_data structure should match the |
| * v4l2_event.u.data field. |
| * should not exceed 64 bytes */ |
| |
| struct msm_isp_buf_event { |
| uint32_t session_id; |
| uint32_t stream_id; |
| uint32_t handle; |
| int8_t buf_idx; |
| }; |
| struct msm_isp_stats_event { |
| uint32_t stats_mask; /* 4 bytes */ |
| uint8_t stats_buf_idxs[MSM_ISP_STATS_MAX]; /* 11 bytes */ |
| }; |
| |
| struct msm_isp_stream_ack { |
| uint32_t session_id; |
| uint32_t stream_id; |
| uint32_t handle; |
| }; |
| |
| struct msm_isp_event_data { |
| /*Wall clock except for buffer divert events |
| *which use monotonic clock |
| */ |
| struct timeval timestamp; |
| /* Monotonic timestamp since bootup */ |
| struct timeval mono_timestamp; |
| /* if pix is a src frame_id is from camif */ |
| uint32_t frame_id; |
| union { |
| /* START_ACK, STOP_ACK */ |
| struct msm_isp_stream_ack stream_ack; |
| /* REG_UPDATE_TRIGGER, bus over flow */ |
| enum msm_vfe_input_src input_src; |
| /* stats notify */ |
| struct msm_isp_stats_event stats; |
| /* IRQ_VIOLATION, STATS_OVER_FLOW, WM_OVER_FLOW */ |
| uint32_t irq_status_mask; |
| struct msm_isp_buf_event buf_done; |
| } u; /* union can have max 52 bytes */ |
| }; |
| |
| #define V4L2_PIX_FMT_QBGGR8 v4l2_fourcc('Q', 'B', 'G', '8') |
| #define V4L2_PIX_FMT_QGBRG8 v4l2_fourcc('Q', 'G', 'B', '8') |
| #define V4L2_PIX_FMT_QGRBG8 v4l2_fourcc('Q', 'G', 'R', '8') |
| #define V4L2_PIX_FMT_QRGGB8 v4l2_fourcc('Q', 'R', 'G', '8') |
| #define V4L2_PIX_FMT_QBGGR10 v4l2_fourcc('Q', 'B', 'G', '0') |
| #define V4L2_PIX_FMT_QGBRG10 v4l2_fourcc('Q', 'G', 'B', '0') |
| #define V4L2_PIX_FMT_QGRBG10 v4l2_fourcc('Q', 'G', 'R', '0') |
| #define V4L2_PIX_FMT_QRGGB10 v4l2_fourcc('Q', 'R', 'G', '0') |
| #define V4L2_PIX_FMT_QBGGR12 v4l2_fourcc('Q', 'B', 'G', '2') |
| #define V4L2_PIX_FMT_QGBRG12 v4l2_fourcc('Q', 'G', 'B', '2') |
| #define V4L2_PIX_FMT_QGRBG12 v4l2_fourcc('Q', 'G', 'R', '2') |
| #define V4L2_PIX_FMT_QRGGB12 v4l2_fourcc('Q', 'R', 'G', '2') |
| |
| #define VIDIOC_MSM_VFE_REG_CFG \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE, struct msm_vfe_cfg_cmd2) |
| |
| #define VIDIOC_MSM_ISP_REQUEST_BUF \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+1, struct msm_isp_buf_request) |
| |
| #define VIDIOC_MSM_ISP_ENQUEUE_BUF \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+2, struct msm_isp_qbuf_info) |
| |
| #define VIDIOC_MSM_ISP_RELEASE_BUF \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+3, struct msm_isp_buf_request) |
| |
| #define VIDIOC_MSM_ISP_REQUEST_STREAM \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+4, struct msm_vfe_axi_stream_request_cmd) |
| |
| #define VIDIOC_MSM_ISP_CFG_STREAM \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+5, struct msm_vfe_axi_stream_cfg_cmd) |
| |
| #define VIDIOC_MSM_ISP_RELEASE_STREAM \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+6, struct msm_vfe_axi_stream_release_cmd) |
| |
| #define VIDIOC_MSM_ISP_INPUT_CFG \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+7, struct msm_vfe_input_cfg) |
| |
| #define VIDIOC_MSM_ISP_SET_SRC_STATE \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+8, struct msm_vfe_axi_src_state) |
| |
| #define VIDIOC_MSM_ISP_REQUEST_STATS_STREAM \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+9, \ |
| struct msm_vfe_stats_stream_request_cmd) |
| |
| #define VIDIOC_MSM_ISP_CFG_STATS_STREAM \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+10, struct msm_vfe_stats_stream_cfg_cmd) |
| |
| #define VIDIOC_MSM_ISP_RELEASE_STATS_STREAM \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+11, \ |
| struct msm_vfe_stats_stream_release_cmd) |
| |
| #define VIDIOC_MSM_ISP_CFG_STATS_COMP_POLICY \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+12, \ |
| struct msm_vfe_stats_comp_policy_cfg) |
| |
| #define VIDIOC_MSM_ISP_UPDATE_STREAM \ |
| _IOWR('V', BASE_VIDIOC_PRIVATE+13, struct msm_vfe_axi_stream_update_cmd) |
| |
| #endif /* _UAPI_MEDIA_MSMB_ISP_H */ |
